鈥?/div>
Input clock waveform Sine wave
Input Signal Amplitude
V
SIG
575mVp-p (Max.) (at internal clamp condition)
Blook Diagram and Pin Configuration
(Top View)
VCO IN
PC OUT
CLK
8
PLL
Timing circuit
Bias circuit (A)
Output circuit
(S/H 1bit)
Clamp circuit
Bias circuit (B)
7
V
DD
14
13
AB
12
11
10
Auto-bias circuit
CCD
(1130bit)
Clock driver
1
2
3
4
5
VG2
V
SS
IN
OUT
VG1
V
SS
V
DD
9
6
V
SS
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
鈥?鈥?/div>
VCO OUT
E90731B7X-PS
next