鈥?/div>
Input clock waveform Sine wave
Input Signal Amplitude
V
SIG
500mVp-p (Typ.), 572mVp-p (Max.)
(at internal clamp condition)
Blook Diagram and Pin Configration
(Top View)
CLK
5
Timing circuit
Clock driver
Bias circuit (A)
Output circuit
(S/H 1bit)
Clamp circuit
I/O control
Bias circuit (B)
4
8
7
6
Autobias circuit
Bias circuit
CCD
(905bit)
1
2
3
IN
I/O2
OUT
I/O1
V
DD
AB
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
next