鈥?/div>
Operating temperature Topr
0 to 70
Block Diagram
f
H
f
V
V reset
19
EXTf
H
44 pin QFP (Plastic)
Applications
CCD cameras
Structure
Silicon gate CMOS IC
V
擄C
EXTSYNC
EXTHD
EXTVD
15
14
13
Separation
of f
H
and f
V
65 Clocks
Delay
V latch
MODE1
MODE2
26
31
Pulse Generation Circuit
Frequency Division
EIA : 1/572
(1/568)
CCIR: 1/576
(1/567)
2f
H
H timing
20
41
42
43
44
INTf
H
HD
VD
SYNC
BLK
Latch
EIA/CCIR
32
Frequency Division
EIA : 1/525
CCIR: 1/625
V timing
CLKI
38
8
2
3
4
7
8
9 10 11
37
CLKO
INTf
H
phase setting
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
next