CXD3009Q
CD Digital Signal Processor
Description
The CXD3009Q is a digital signal processor LSI for
CD players and is equipped with built-in digital
filters, zero detection circuit, 1-bit DAC, and analog
low-pass filter on a single chip.
Features
Digital Signal Processor (DSP) Block
鈥?/div>
Playback mode supporting CAV
(Constant Angular Velocity)
鈥?/div>
Frame jitter-free
鈥?/div>
Allows 0.5 to double-speed continuous playback
鈥?/div>
Allows relative rotational velocity readout
鈥?/div>
Supports external spindle control
鈥?/div>
Wide capture range playback mode
鈥?/div>
Spindle rotational velocity following method
鈥?/div>
Supports normal-speed and double-speed playback
鈥?/div>
16K RAM
鈥?/div>
EFM data demodulation
鈥?/div>
Enhanced EFM frame sync protection
鈥?/div>
SEC strategy-based error correction
鈥?/div>
Subcode demodulation and Sub Q data error
detection
鈥?/div>
Digital spindle servo
鈥?/div>
16-bit traverse counter
鈥?/div>
Asymmetry compensation circuit
鈥?/div>
Serial bus-based CPU interface
鈥?/div>
Error correction monitor signals, etc. are output
from a new CPU interface.
鈥?/div>
Servo auto sequencer
鈥?/div>
Digital audio interface output
鈥?/div>
Digital peak meter
鈥?/div>
CD-TEXT data demodulation
Digital Filter, DAC, Analog Low-Pass Filter Block
鈥?/div>
DBB (Digital Bass Boost)
鈥?/div>
Supports double-speed playback
鈥?/div>
Digital de-emphasis
鈥?/div>
Digital attenuation function
鈥?/div>
Zero detection function
鈥?/div>
8Fs oversampling digital filter
Applications
CD players
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
80 pin QFP (Plastic)
Structure
Silicon gate CMOS IC
Absolute Maximum Ratings
鈥?.3 to +4.6
V
鈥?/div>
Supply voltage V
DD
鈥?/div>
Input voltage
V
I
鈥?.3 to +4.6
V
(Vss 鈥?0.3V to V
DD
+ 0.3V)
鈥?/div>
Output voltage V
O
鈥?.3 to +4.6
V
鈥?/div>
Storage temperature
Tstg
鈥?0 to +125
擄C
鈥?/div>
Supply voltage difference
V
SS
鈥?AV
SS
鈥?.3 to +0.3
V
V
DD
鈥?AV
DD
鈥?.3 to +0.3
V
Note)
AV
DD
includes XV
DD
, and AV
SS
includes XV
SS
.
Recommended Operating Conditions
鈥?/div>
Supply voltage V
DD
2.5 to 3.6
鈥?/div>
Operating temperature
Topr
鈥?0 to +75
Input/Output Capacitances
鈥?/div>
Input capacitance C
I
12 (max.)
鈥?/div>
Output capacitance C
O
12 (max.)
Note)
Measurement conditions V
DD
= V
I
= 0V
f
M
= 1MHz
V
擄C
pF
pF
next
CXD3009Q相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
CD Digital Signal Processor with Built-in Digital Servo and ...
-
英文版
CD Digital Signal Processor with Built-in Digital Servo and ...
SONY [Sony...
-
英文版
CD Digital Signal Processor with Built-in Digital Servo and ...
-
英文版
CD Digital Signal Processor with Built-in Digital Servo and ...
SONY [Sony...
-
英文版
CD Audio Digital Signal-Processing LSI Device with On-Chip D...
ETC
-
英文版
CD Audio Digital Signal-Processing LSI Device with On-Chip D...
ETC [ETC]
-
英文版
System-on-a-Chip (SoC) Device Supports 48ⅴ Speed CD-ROM Dri...
-
英文版
System-on-a-Chip (SoC) Device Supports 48ⅴ Speed CD-ROM Dri...
SONY [Sony...
-
英文版
Signal Processor LSI for Single-Chip CCD Color Camera
SONY [ Sony Co...
-
英文版
IEEE1394 Link/Transaction Layer Controller LSI for SBP-2
-
英文版
IEEE1394 Link/Transaction Layer Controller LSI for SBP-2
SONY [Sony...
-
英文版
6-channel CCD Vertical Clock Driver
-
英文版
6-channel CCD Vertical Clock Driver
SONY [Sony...
-
英文版
Timing Generator and Signal Processor for Frame Readout CCD ...
-
英文版
Timing Generator and Signal Processor for Frame Readout CCD ...
SONY [Sony...
-
英文版
Timing Generator and Signal Processor for Frame Readout CCD ...
-
英文版
Timing Generator and Signal Processor for Frame Readout CCD ...
SONY [Sony...
-
英文版
Timing Generator and Signal Processor for Frame Readout CCD ...
-
英文版
Timing Generator and Signal Processor for Frame Readout CCD ...
SONY [Sony...
-
英文版
Digital Signal Driver/Timing Generator