音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CXD1961AQ Datasheet

  • CXD1961AQ

  • DVB-S Frontend IC (QPSK demodulation + FEC)

  • 33頁

  • SONY   SONY

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

CXD1961AQ
DVB-S Frontend IC (QPSK demodulation + FEC)
Preliminary
For the availability of this product, please contact the sales office.
Description
The CXD1961AQ is a single chip DVB compliant
Satellite Broadcasting Frontend IC, including dual
A/D converter for analog baseband I/Q input, QPSK
demodulator, Viterbi decoder Reed-Solomon decoder
and Energy Dispersal descrambler. It is suitable for
use in a DVB Integrated Receiver Decoder.
Features
鈥?/div>
Dual 6 bit A/D converter
鈥?/div>
QPSK demodulator
Multi-symbol rate operation
Nyquist Roll off filter (偽 = 0.35)
Clock recovery circuit
Carrier recovery circuit
AGC control (PWM output)
鈥?/div>
Viterbi decoder
Constraint length 7
Truncation length 144
BER monitor of QPSK demodulator output
鈥?/div>
Frame synchronization circuit
鈥?/div>
Convolutional de-interleaver
鈥?/div>
Reed-Solomon decoder (204,188)
BER monitor of Viterbi decoder output
鈥?/div>
Energy dispersal descrambler
鈥?/div>
CPU interface circuit
I
2
C bus interface (5V input capability)
鈥?/div>
Package
QFP 100pin
鈥?/div>
Operating frequency
20 to 30MSPS
鈥?/div>
Power consumption
鈥?/div>
Process
750mW (@3.3V 30MSPS typical)
0.4碌m CMOS Technology
Absolute Maximum Rating
(Ta = 25擄C, GND = 0V)
鈥?/div>
Power Supply
鈥?/div>
Input Voltage
鈥?/div>
Output Voltage
鈥?/div>
I/O Voltage
鈥?/div>
CPU I/F pin
V
DD
V
IN
鈥?.5 to +4.6
鈥?.5 to V
DD
+ 0.5
V
V
V
V
V
擄C
100 pin QFP (Plastic)
V
OUT
鈥?.5 to V
DD
+ 0.5
V
I/O
鈥?.5 to V
DD
+ 0.5
Vcpuif 鈥?.5 to +5.5
鈥?5 to +150
鈥?/div>
Storage Temperature Tstg
Recommended Operating Condition
(Ta = 0 to 75擄C, GND = 0V)
鈥?/div>
Power Supply
V
DD
3.15 to 3.45
V
鈥?/div>
Input High level
V
IH
0.7
脳
V
DD
to V
DD
+ 0.5 V
鈥?/div>
Input Low level
V
IL
0.3 to 0.2
脳
V
DD
V
Application
DVB-S Set Top Box (Satellite)
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
鈥?鈥?/div>
PE97854-PS

CXD1961AQ相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    IC,TV/VIDEO CIRCUIT,VIDEO CAMERA
    sony
  • 英文版
    6-bit 40MSPS High Speed D/A Converter
    SONY
  • 英文版
    6-bit 40MSPS High Speed D/A Converter
    SONY [Sony...
  • 英文版
    8-bit 40MSPS High Speed D/A Converter
    SONY
  • 英文版
    8-bit 40MSPS High Speed D/A Converter
    SONY [Sony...
  • 英文版
    6-bit 20MSPS Video A/D Converter (CMOS)
    SONY
  • 英文版
    6-bit 20MSPS Video A/D Converter (CMOS)
    SONY [Sony...
  • 英文版
    8-bit 35MSPS Video A/D Converter with Clamp Function
    SONY
  • 英文版
    8-bit 35MSPS Video A/D Converter with Clamp Function
    SONY [Sony...
  • 英文版
    CD-ROM DECODER
    SONY
  • 英文版
    CD-ROM DECODER
    SONY [Sony...
  • 英文版
    Synchronizing Signal Generator for Video Camera
    SONY
  • 英文版
    Synchronizing Signal Generator for Video Camera
    SONY [Sony...
  • 英文版
    Synchronizing Signal Generator for Video Camera
    SONY [Sony...
  • 英文版
    Sync Signal, Timing Signal Generator for CCD Cameras
    SONY
  • 英文版
    Sync Signal, Timing Signal Generator for CCD Cameras
    SONY [Sony...
  • 英文版
    CCD Camera Timing Generator
    SONY
  • 英文版
    CCD Camera Timing Generator
    SONY [Sony...
  • 英文版
    CCD Vertical Clock Driver
    SONY
  • 英文版
    CCD Vertical Clock Driver
    SONY [Sony...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！