音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CXD1852Q Datasheet

  • CXD1852Q

  • MPEG1 Decoder

  • 380.34KB

  • 30頁(yè)

  • SONY   SONY

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

CXD1852Q
MPEG1 Decoder
For the availability of this product, please contact the sales office.
Description
The CXD1852Q is a single-chip MPEG1 decoder
with a built-in CD-ROM decoder which allows
decoding of MPEG1 system, video and audio layers.
A built-in CD-ROM decoder enables direct connection
with a CD-DSP. Combining this chip with a control
microcomputer and 4-Mbit DRAM, etc. allows
configuration of a MPEG1 decoding system for video
CD players, etc.
Features
鈥?/div>
Supply voltage: 3.3 鹵 0.3V
鈥?/div>
Input and output voltages: LVTTL compatible
鈥?/div>
5V can be applied as the input voltage (excluding
some pins)
鈥?/div>
Allows decoding of MPEG1 system, video and
audio layers
鈥?/div>
Built-in CD-ROM decoder allows direct connection
with a CD-DSP
鈥?/div>
CD-ROM decoded output can be transferred to
and stored in an external DRAM
鈥?/div>
RGB and YCbCr video data output allowed
鈥?/div>
Built-in video sync generator
鈥?/div>
Audio data output can support various DAC
鈥?/div>
Supports various special playback modes
鈥?/div>
Video CD PAL high resolution still picture can be
decoded with a single 4-Mbit DRAM
鈥?/div>
8-bit parallel and 4-line serial host interfaces
鈥?/div>
CD-DA through operation allowed
Block Diagram
120 pin QFP (Plastic)
Structure
Silicon gate CMOS IC
Applications
Video CD players, MPEG1 decoder boards, etc.
CD-DSP
I/F
CD-ROM
Decoder
MPEG
System
Decoder
MPEG
Audio
Decoder
Audio
I/F
To each circuit block
MPEG
Video
Decoder
Host
interface
DRAM
Controler
Video Postprocessor
&
Sync Generator
Video
I/F
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
鈥?鈥?/div>
Video Sync
Signal
DRAM
I/F
Host
I/F
E96656-PS

CXD1852Q相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    IC,TV/VIDEO CIRCUIT,VIDEO CAMERA
    sony
  • 英文版
    6-bit 40MSPS High Speed D/A Converter
    SONY
  • 英文版
    6-bit 40MSPS High Speed D/A Converter
    SONY [Sony...
  • 英文版
    8-bit 40MSPS High Speed D/A Converter
    SONY
  • 英文版
    8-bit 40MSPS High Speed D/A Converter
    SONY [Sony...
  • 英文版
    6-bit 20MSPS Video A/D Converter (CMOS)
    SONY
  • 英文版
    6-bit 20MSPS Video A/D Converter (CMOS)
    SONY [Sony...
  • 英文版
    8-bit 35MSPS Video A/D Converter with Clamp Function
    SONY
  • 英文版
    8-bit 35MSPS Video A/D Converter with Clamp Function
    SONY [Sony...
  • 英文版
    CD-ROM DECODER
    SONY
  • 英文版
    CD-ROM DECODER
    SONY [Sony...
  • 英文版
    Synchronizing Signal Generator for Video Camera
    SONY
  • 英文版
    Synchronizing Signal Generator for Video Camera
    SONY [Sony...
  • 英文版
    Synchronizing Signal Generator for Video Camera
    SONY [Sony...
  • 英文版
    Sync Signal, Timing Signal Generator for CCD Cameras
    SONY
  • 英文版
    Sync Signal, Timing Signal Generator for CCD Cameras
    SONY [Sony...
  • 英文版
    CCD Camera Timing Generator
    SONY
  • 英文版
    CCD Camera Timing Generator
    SONY [Sony...
  • 英文版
    CCD Vertical Clock Driver
    SONY
  • 英文版
    CCD Vertical Clock Driver
    SONY [Sony...

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù):
賣(mài)家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn),您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見(jiàn)一經(jīng)采納,將有感恩紅包奉上哦!