鈥?/div>
Operating temperature
T
opr
32 pin QFP (PIastic)
Structure
Bipolar silicon monolithic IC
Block Diagram and Pin Configuration
CLKOUT
REF IN
DV
CC
2
DV
CC
1
AV
CC
4
17
NC
REFFB
REFOUT
AV
EE
3
AV
CC
3
SHOUT
AV
EE
2
NC
14
SAMPLE HOLD
PULSE
GENERATOR
13
12
11
SAMPLE
HOLD
10
9
1
2
3
4
5
6
7
8
GND
NC
24
NC 25
DV
EE
1 26
REX3 27
REX4 28
DV
EE
2 29
DV
CC
3 30
CLK IN 31
NC 32
23
22
21 20
19 18
REX2
NC
A/D CONVERTER
PULSE
GENERATOR
REF DC 16
SHIFT
15
AV
CC
1
CGND
AV
EE
1
HGND
VIN
4.75 to 5.25
鈥?.75 to 鈥?.25
鈥?0 to +75
V
V
擄C
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
next