Philips Semiconductors
Product specification
TrenchMOS鈩?transistor
Logic level FET
GENERAL DESCRIPTION
N-channel enhancement mode logic
level field-effect power transistor in a
plastic envelope suitable for surface
mounting. The device features very
low on-state resistance and has
integral zener diodes giving ESD
protection. It is intended for use in
automotive and general purpose
switching applications.
BUK9840-55
QUICK REFERENCE DATA
SYMBOL
V
DS
I
D
P
tot
T
j
R
DS(ON)
PARAMETER
Drain-source voltage
Drain current
Total power dissipation
Junction temperature
Drain-source on-state
resistance
V
GS
= 5 V
MAX.
55
10.7
1.8
150
40
UNIT
V
A
W
藲C
m鈩?/div>
PINNING - SOT223
PIN
1
2
3
4
gate
drain
source
drain (tab)
DESCRIPTION
PIN CONFIGURATION
4
SYMBOL
d
g
s
1
2
3
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL
V
DS
V
DGR
鹵V
GS
I
D
I
D
I
D
I
DM
P
tot
P
tot
T
stg
, T
j
PARAMETER
Drain-source voltage
Drain-gate voltage
Gate-source voltage
Drain current (DC)
Drain current (DC)
Drain current (DC)
Drain current (pulse peak value)
Total power dissipation
Total power dissipation
Storage & operating temperature
CONDITIONS
-
R
GS
= 20 k鈩?/div>
-
T
sp
= 25 藲C
On PCB in Fig.19
T
amb
= 25 藲C
On PCB in Fig.19
T
amb
= 100 藲C
T
sp
= 25 藲C
T
sp
= 25 藲C
On PCB in Fig.19
T
amb
= 25 藲C
-
MIN.
-
-
-
-
-
-
-
-
-
- 55
MAX.
55
55
10
10.7
5
3.1
40
8.3
1.8
150
UNIT
V
V
V
A
A
A
A
W
W
藲C
ESD LIMITING VALUE
SYMBOL
V
C
PARAMETER
Electrostatic discharge capacitor
voltage
CONDITIONS
Human body model
(100 pF, 1.5 k鈩?
MIN.
-
MAX.
2
UNIT
kV
January 1998
1
Rev 1.000
next