音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

B9947CA Datasheet

  • B9947CA

  • 3.3V, 160-MHz, 1:9 Clock Distribution Buffer

  • 5頁(yè)

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

B9947
3.3V, 160-MHz, 1:9 Clock Distribution Buffer
Product Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
160-MHz Clock Support
LVCMOS/LVTTL Compatible Inputs
9 Clock Outputs: Drive up to 18 Clock Lines
Synchronous Output Enable
Output Three-state Control
350-ps Maximum Output-to-Output Skew
Pin Compatible with MPC947
Industrial Temp. Range: 鈥?0擄C to +85擄C
32-Pin TQFP Package
Description
The B9947 is a low-voltage clock distribution buffer with the
capability to select one of two LVCMOS/LVTTL compatible
clock inputs. The two clock sources can be used to provide for
a test clock as well as the primary system clock. All other con-
trol inputs are LVCMOS/LVTTL compatible. The nine outputs
are 3.3V LVCMOS or LVTTL compatible and can drive two
series terminated 50鈩?transmission lines. With this capability
the B9947 has an effective fanout of 1:18. The outputs can
also be three-stated via the three-state input TS#. Low out-
put-to-output skews make the B9947 an ideal clock distribu-
tion buffer for nested clock trees in the most demanding of
synchronous systems.
The B9947 also provides a synchronous output enable input
for enabling or disabling the output clocks. Since this input is
internally synchronized to the input clock, potential output
glitching or runt pulse generation is eliminated.
Block Diagram
Pin Configuration
VSS
VDDC
Q0
VSS
Q1
VDDC
Q2
VSS
VDD
TCLK0
TCLK1
TCLK_SEL
SYNC_OE
TS#
0
1
VDDC
9
Q0-Q8
32
31
30
29
28
27
26
25
VSS
TCLK_SEL
TCLK0
TCLK1
SYNC_OE
TS#
VDD
VSS
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
B9947
9
10
11
12
13
14
15
16
VSS
Q3
VDDC
Q4
VSS
Q5
VDDC
VSS
Cypress Semiconductor Corporation
Document #: 38-07078 Rev. *C
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
VSS
VDDC
Q8
VSS
Q7
VDDC
Q6
VSS
CA 95134 鈥?408-943-2600
Revised December 22, 2002

B9947CA相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    3.3V, 160-MHz, 1:10 Clock Distribution Buffer
    CYPRESS
  • 英文版
    3.3V, 160-MHz, 1:10 Clock Distribution Buffer
    CYPRESS [C...
  • 英文版
    3.3V, 160-MHz, 1:9 Clock Distribution Buffer
    CYPRESS
  • 英文版
    3.3V, 160-MHz, 1:9 Clock Distribution Buffer
    CYPRESS [C...
  • 英文版
    3.3V, 160-MHz, 1:12 Clock Distribution Buffer
    CYPRESS
  • 英文版
    3.3V, 160-MHz, 1:12 Clock Distribution Buffer
    CYPRESS [C...
  • 英文版
    3.3V, 160-MHz, 1:12 Clock Distribution Buffer
    CYPRESS
  • 英文版
    2.5V or 3.3V, 200-MHz, 1:18 Clock Distribution Buffer
    CYPRESS [Cypres...
  • 英文版
    2.5V/3.3V, 160-MHz, 1:12 Clock Distribution Buffer
    CYPRESS
  • 英文版
    3.3V, 160-MHz, 1:10 Clock Distribution Buffer
    CYPRESS
  • 英文版
    3.3V, 160-MHz, 1:10 Clock Distribution Buffer
    CYPRESS [C...
  • 英文版
    3.3V, 160-MHz, 1:9 Clock Distribution Buffer
    CYPRESS
  • 英文版
    3.3V, 160-MHz, 1:9 Clock Distribution Buffer
    CYPRESS [C...
  • 英文版
    TWELVE DISTRIBUTED-OUTPUT CLOCK DRIVER|TQFP|32PIN|PLASTIC
    ETC
  • 英文版
    3.3V 160-MHz 1:15 Clock Distribution Buffer
    CYPRESS [Cypres...
  • 英文版
    2.5V/3.3V, 160-MHz, 1:12 Clock Distribution Buffer
    CYPRESS [Cypres...

您可能感興趣的PDF文件資料

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！