鈥?/div>
Decimation in frequency radix-2 FFT algorithm.
256-point transform.
12-bit fixed point arithmetic.
Fixed scaling to avoid numeric overflow.
Requires no external memory, i.e. uses on chip RAM and ROM.
External access to on-chip RAM for data IO.
Clock speed of 21 MHz.
98 ms processing time.
70% utilization of AT40K30 logic resources.
48% utilization of AT40K30 RAM resources.
Description
The Fast Fourier Transform (FFT) processor is a FFT engine developed for the
AT40K family of Field Programmable Gate Arrays (FPGAs). The design is based on a
decimation-in-frequency radix-2 algorithm and employs in-place computation to opti-
mize memory usage. In order to operate the processor, data must first be loaded into
the internal RAM. The processor is then instructed to compute the FFT, overwriting
the input data in the RAM with the results. Upon completion of the FFT, the results
may be read out from the RAM via the output data port.
AT40K FPGA
IP Core
AT40K-FFT
Rev. 1132A鈥?8/98
1