鈥?/div>
Linear or interleaved burst control
Individual byte write and global write
Snooze mode for reduced power-standby
Common data inputs and data outputs
Multiple chip enables for easy expansion
3.3V core power supply
2.5V or 3.3V I/O operation with separate V
DDQ
Logic block diagram
LBO
CLK
ADV
ADSC
ADSP
A[15:0]
16
CLK
CE
CLR
D
CE
Address
register
CLK
D
Q0
Burst logic
Q1
16
Q
14
16
64K 脳 32/36
Memory
array
GWE
BWE
BW
d
DQ
d
Q
Byte write
registers
CLK
DQ
c
Q
Byte write
registers
CLK
DQ
b
Q
Byte write
registers
CLK
DQ
a
Q
Byte write
registers
CLK
D
Enable
CE
register
CLK
Power
down
D
Enable
Q
delay
register
CLK
Q
D
D
D
36/32
36/32
BW
c
BW
b
BW
a
CE0
CE1
CE2
4
OE
Output
registers
CLK
Input
registers
CLK
ZZ
OE
36/32
DQ [a:d]
Selection guide
鈥?00
Minimum cycle time
Maximum clock frequency
Maximum clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
5
200
3.0
375
130
30
鈥?66
6
166
3.5
350
100
30
鈥?33
7.5
133
4
325
90
30
Units
ns
MHz
ns
mA
mA
mA
1/31/05; v.1.1
Alliance Semiconductor
P. 1 of 19
Copyright 漏 Alliance Semiconductor. All rights reserved.