音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

AS7C33256PFS16A-100TQC Datasheet

  • AS7C33256PFS16A-100TQC

  • x16 Fast Synchronous SRAM

  • 12頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

January 2002
廬
AS7C33256PFS16A
AS7C33256PFS18A
3.3V 256K
脳
16/18 pipeline burst synchronous SRAM
Features
鈥?Organization: 262,144 words 脳 16 or 18 bits
鈥?Fast clock speeds to 200 MHz in LVTTL/LVCMOS
鈥?Fast clock to data access: 3.0/3.1/3.5/4.0/5.0 ns
鈥?Fast OE access time: 3.0/3.1/3.5/4.0/5.0 ns
鈥?Fully synchronous register-to-register operation
鈥?鈥淔low-through鈥?mode
鈥?Single-cycle deselect
- Dual-cycle deselect also available (AS7C33256PFD16A/
AS7C33256PFD18A)
鈥?Pentium廬
1
compatible architecture and timing
鈥?Asynchronous output enable control
鈥?Economical 100-pin TQFP package
鈥?Byte write enables
鈥?Multiple chip enables for easy expansion
鈥?3.3V core power supply
鈥?2.5V or 3.3V I/O operation with separate V
DDQ
鈥?30 mW typical standby power in power down mode
鈥?NTD鈩?/div>
1
pipeline architecture available
(AS7C33256NTD16A/AS7C33256NTD18A)
1. Pentium
廬
is a registered trademark of Intel Corporation. NTD鈩?is a
trademark of Alliance Semiconductor Corporation. All trademarks men-
tioned in this document are the property of their respective owners.
Logic block diagram
LBO
CLK
ADV
ADSC
ADSP
A[17:0]
CLK
CS
CLR
Pin arrangement
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
Burst logic
Q
18
D
CS
CLK
18
16 18
Address
register
256K 脳 16/18
Memory
array
A6
A7
CE0
CE1
NC
NC
BWb
BWa
CE2
V
DD
V
SS
CLK
GWE
BWE
OE
ADSC
ADSP
ADV
A8
A9
NC
NC
NC
V
DDQ
V
SSQ
NC
NC
DQb
DQb
V
SSQ
V
DDQ
DQb
DQb
FT
V
DD
NC
V
SS
DQb
DQb
V
DDQ
V
SSQ
DQb
DQb
DQpb/NC
NC
V
SSQ
V
DDQ
NC
NC
NC
16/18 16/18
GWE
BW
b
BWE
BW
a
CE0
CE1
CE2
D
DQb
Q
Byte Write
registers
Byte Write
registers
CLK
D
CLK
D
DQa
Q
2
OE
Enable
Q
register
Enable
Q
delay
register
CE
CLK
D
ZZ
Output
registers
CLK
Input
registers
CLK
Power
down
CLK
OE
FT
DATA [17:0]
DATA [15:0]
Selection guide
鈥?00
Minimum cycle time
Maximum pipelined clock frequency
Maximum pipelined clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
5
200
3
570
160
30
鈥?83
5.4
183
3.1
540
140
30
鈥?66
6
166
3.5
475
130
30
鈥?33
7.5
133
4
425
100
30
鈥?00
10
100
5
325
90
30
Units
ns
MHz
ns
mA
mA
mA
1/30/02; V.1.3
Alliance Semiconductor
LBO
A5
A4
A3
A2
A1
A0
NC
NC
V
SS
V
DD
NC
NC
A10
A11
A12
A13
A14
A15
A16
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
TQFP 14 脳 20mm
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
A17
NC
NC
V
DDQ
V
SSQ
NC
DQpa/NC
DQa
DQa
V
SSQ
V
DDQ
DQa
DQa
VSS
NC
V
DD
ZZ
DQa
DQa
V
DDQ
V
SSQ
DQa
DQa
NC
NC
V
SSQ
V
DDQ
NC
NC
NC
Note: pins 24, 74 are NC for 脳16.
P. 1 of 12
Copyright 漏 Alliance Semiconductor. All rights reserved.

AS7C33256PFS16A-100TQC相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線(xiàn)人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線(xiàn)時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！