鈥?/div>
Multiple chip enables for easy expansion
3.3V core power supply
2.5V or 3.3V I/O operation with separate VDDQ
Linear or interleaved burst control
Snooze mode for reduced power-standby
Common data inputs and data outputs
Logic block diagram
LBO
CLK
ADV
ADSC
ADSP
A[17:0]
18
CLK
CE
CLR
Q0
Burst logic
Q1
2
2
D
Q
CE
Address
register
CLK
D
DQ
d
Q
Byte write
registers
CLK
D
DQ
Q
c
Byte write
registers
CLK
D
DQ
b
Q
Byte write
registers
CLK
DQ
a
Q
Byte write
registers
CLK
D
Enable
CE
register
CLK
Q
D
256K 脳 32/36
Memory
array
18
16
18
32/36
32/36
GWE
BWE
BW
d
BW
c
BW
b
BW
a
CE0
CE1
CE2
4
OE
Output
registers
CLK
Input
registers
CLK
ZZ
Power
down
D
Enable
Q
delay
register
CLK
32/36
DQ[a:d]
OE
Selection guide
Minimum cycle time
Maximum clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
-75
8.5
7.5
300
110
30
-85
10
8.5
275
100
30
-10
12
10
250
90
30
Units
ns
ns
mA
mA
mA
11/30/04, v 1.1
Alliance Semiconductor
1 of 19
Copyright 漏 Alliance Semiconductor. All rights reserved.