音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ADSP-21161N Datasheet

  • ADSP-21161N

  • DSP Microcomputer

  • 61頁

  • AD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

a
SUMMARY
High Performance 32-Bit DSP鈥擜pplications in Audio,
Medical, Military, Wireless Communications,
Graphics, Imaging, Motor-Control, and Telephony
Super Harvard Architecture鈥擣our Independent Buses
for Dual Data Fetch, Instruction Fetch, and
Nonintrusive, Zero-Overhead I/O
Code Compatible with All Other SHARC Family DSPs
Single-Instruction-Multiple-Data (SIMD) Computational
Architecture鈥擳wo 32-Bit IEEE Floating-Point
Computation Units, Each with a Multiplier, ALU,
Shifter, and Register File
Serial Ports Offer I
2
S Support Via 8 Programmable and
Simultaneous Receive or Transmit Pins, which
Support up to 16 Transmit or 16 Receive Channels of
Audio
S
DSP Microcomputer
ADSP-21161N
Integrated Peripherals鈥擨ntegrated I/O Processor,
1M Bit On-Chip Dual-Ported SRAM, SDRAM
Controller, Glueless Multiprocessing Features, and
I/O Ports (Serial, Link, External Bus, SPI, and JTAG)
ADSP-21161N Supports 32-Bit Fixed, 32-Bit Float, and
40-Bit Floating-Point Formats
KEY FEATURES
100 MHz (10 ns) Core Instruction Rate
Single-Cycle Instruction Execution, Including SIMD
Operations in Both Computational Units
600 MFLOPs Peak and 400 MFLOPs Sustained
Performance
225-Ball 17 mm
脳
17 mm MBGA Package
FUNCTIONAL BLOCK DIAGRAM
CORE PROCESSOR
INSTRUCTION
CACHE
32 48-BIT
DUAL-PORTED SRAM
BLOCK 0
TIMER
PROCESSOR PORT
ADDR
ADDR
DATA
DATA
DATA
I/O PORT
ADDR
BLOCK 1
TWO INDEPENDENT
DUAL-PORTED BLOCKS
JTAG TEST
AND EMULATION
GPIO
FLAGS
SDRAM
CONTROLLER
6
12
DATA
ADDR
8
DAG1
8 4 32
DAG2
8 4 32
PROGRAM
SEQUENCER
IOD
64
IOA
18
EXTERNAL PORT
ADDR BUS
MUX
24
32
PM ADDRESS BUS
DM ADDRESS BUS
64
BUS
CONNECT
(PX)
PM DATA BUS
DM DATA BUS
64
32
MULTIPROCESSOR
INTERFACE
DATA BUS
MUX
DATA
REGISTER
FILE
(PEX)
16 40-BIT
DATA
REGISTER
FILE
(PEY)
16 40-BIT
32
HOST PORT
MULT
BARREL
SHIFTER
BARREL
SHIFTER
MULT
ALU
ALU
IOP
REGISTERS
(MEMORY MAPPED)
CONTROL,
STATUS, &
DATA BUFFERS
DMA
CONTROLLER
SERIAL PORTS (4)
5
16
20
LINK PORTS (2)
SPI PORTS (1)
4
I/O PROCESSOR
SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel:781/329-4700
www.analog.com
Fax:781/326-8703
漏
2003 Analog Devices, Inc. All rights reserved.

ADSP-21161N相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！