音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ADN2814 Datasheet

  • ADN2814

  • Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery ...

  • 29頁

  • AD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and
Data Recovery IC with Integrated Limiting Amp
Preliminary Technical Data
FEATURES
Serial data input: 12.3 Mb/s to 675 Mb/s
Exceeds SONET requirements for jitter transfer/
generation/tolerance
Quantizer sensitivity: 6 mV typical
Adjustable slice level: 鹵100 mV
Patented clock recovery architecture
Loss of signal (LOS) detect range: 3 mV to 15 mV
Independent slice level adjust and LOS detector
No reference clock required
Loss of lock indicator
I
2
C鈩?interface to access optional features
Single-supply operation: 3.3 V
Low power: 350 mW typical
5 mm 脳 5 mm 32-lead LFCSP, Pb Free
ADN2814
PRODUCT DESCRIPTION
The ADN2814 provides the receiver functions of quantization,
signal level detect, and clock and data recovery for continuous
data rates from 12.3 Mb/s to 675 Mb/s. The ADN2814
automatically locks to all data rates without the need for an
external reference clock or programming. All SONET jitter
requirements are met, including jitter transfer, jitter generation,
and jitter tolerance. All specifications are quoted for 鈭?0擄C to
+85擄C ambient temperature, unless otherwise noted.
This device, together with a PIN diode and a TIA preamplifier,
can implement a highly integrated, low cost, low power fiber
optic receiver.
The receiver front end loss of signal (LOS) detector circuit
indicates when the input signal level has fallen below a user-
adjustable threshold. The LOS detect circuit has hysteresis to
prevent chatter at the output.
The ADN2814 is available in a compact 5 mm 脳 5 mm 32-lead
chip scale package.
APPLICATIONS
SONET OC-1/3/12 and all associated FEC rates
ESCON, Fast Ethernet, Serial Digital Interface (DTV)
WDM transponders
Regenerators/repeaters
Test equipment
Broadband cross-connects and routers
REFCLKP/N
(OPTIONAL)
FUNCTIONAL BLOCK DIAGRAM
LOL
CF1
CF2
VCC
VEE
SLICEP/N
PIN
NIN
2
FREQUENCY
DETECT
LOOP
FILTER
QUANTIZER
PHASE
SHIFTER
PHASE
DETECT
LOOP
FILTER
VCO
VREF
LOS
DETECT
DATA
RE-TIMING
2
2
THRADJ
LOS
DATAOUTP/N
CLKOUTP/N
04949-0-001
Figure 1.
Rev. PrA
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703
漏 2004 Analog Devices, Inc. All rights reserved.

ADN2814相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！