音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

AD5532B Datasheet

  • AD5532B

  • AD5532B: 32-Channel. 14-Bit DAC with Precision Infinite Sam...

  • 16頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

a
32-Channel, 14-Bit DAC with Precision
Infinite Sample-and-Hold Mode
AD5532B
*
GENERAL DESCRIPTION
FEATURES
High Integration:
32-Channel DAC in 12 mm 12 mm CSPBGA
Guaranteed Monotonic to 14 Bits
Infinite Sample-and-Hold Capability to 0.018% Accuracy
Infinite Sample-and-Hold Total Unadjusted Error 2.5 mV
Adjustable Voltage Output Range
Readback Capability
DSP/Microcontroller Compatible Serial Interface
Output Impedance 0.5
Output Voltage Span 10 V
Temperature Range 鈥?0 C to +85 C
APPLICATIONS
Automatic Test Equipment
Optical Networks
Level Setting
Instrumentation
Industrial Control Systems
Data Acquisition
Low Cost I/O
The AD5532B is a 32-channel, voltage output, 14-bit DAC with
an additional precision infinite sample-and-hold mode. The
selected DAC register is written to via the 3-wire serial inter-
face and V
OUT
for this DAC is then updated to reflect the new
contents of the DAC register. DAC selection is accomplished via
address bits A0鈥揂4. The output voltage range is determined by
the offset voltage at the OFFS_IN pin and the gain of the
output amplifier. It is restricted to a range from V
SS
+ 2 V to
V
DD
鈥?2 V because of the headroom of the output amplifier.
The device is operated with AV
CC
= +5 V
鹵
5%, DV
CC
= +2.7 V
to +5.25 V, V
SS
= 鈥?.75 V to 鈥?6.5 V, and V
DD
= +8 V to +16.5 V
and requires a stable 3 V reference on REF_IN as well as an
offset voltage on OFFS_IN.
PRODUCT HIGHLIGHTS
1. 32-channel, 14-bit DAC in one package, guaranteed
monotonic.
2. The AD5532B is available in a 74-lead CSPBGA with a body
size of 12 mm 12 mm.
3. In infinite sample-and-hold mode, a total unadjusted error of
鹵
2.5 mV is achieved by laser-trimming on-chip resistors.
FUNCTIONAL BLOCK DIAGRAM
DV
CC
AV
CC
REF IN REF OUT
OFFS IN
V
DD
V
SS
AD5532B
V
OUT
0
V
IN
TRACK
/
RESET
BUSY
DAC GND
AGND
DAC
DGND
SER /
PAR
INTERFACE
CONTROL
LOGIC
MODE
MUX
14-BIT
BUS
DAC
V
OUT
31
ADC
DAC
OFFS OUT
ADDRESS INPUT REGISTER
WR
SCLK D
IN
D
OUT
SYNC
/
CS
A4鈥揂0
CAL
OFFSET_SEL
*Protected
by U.S. Patent No. 5,969,657; other patents pending.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
漏 Analog Devices, Inc., 2002

AD5532B相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！