音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

AD1896YRS Datasheet

  • AD1896YRS

  • 192 kHz Stereo Asynchronous Sample Rate Converter

  • 1448.93KB

  • 28頁

  • AD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

a
FEATURES
Automatically Senses Sample Frequencies
No Programming Required
Attenuates Sample Clock Jitter
3.3 V鈥? V Input and 3.3 V Core Supply Voltages
Accepts 16-/18-/20-/24-Bit Data
Up to 192 kHz Sample Rate
Input/Output Sample Ratios from 7.75:1 to 1:8
Bypass Mode
Multiple AD1896 TDM Daisy-Chain Mode
Multiple AD1896 Matched-Phase Mode
142 dB Signal-to-Noise and Dynamic Range
(A-Weighted, 20 Hz鈥?0 kHz BW)
Up to 鈥?33 dB THD + N
Linear Phase FIR Filter
Hardware Controllable Soft Mute
Supports 256 f
S
, 512 f
S
, or 768 f
S
Master
Mode Clock
Flexible 3-Wire Serial Data Port with Left-Justified,
I
2
S, Right-Justified (16-,18-, 20-, 24-Bits), and
TDM Serial Port Modes
Master/Slave Input and Output Modes
28-Lead SSOP Plastic Package
APPLICATIONS
Home Theater Systems, Studio Digital Mixers,
Automotive Audio Systems, DVD, Set-Top Boxes,
Digital Audio Effects Processors, Studio-to-Transmitter
Links, Digital Audio Broadcast Equipment,
DigitalTape Varispeed Applications
192 kHz Stereo Asynchronous
Sample Rate Converter
AD1896
*
FUNCTIONAL BLOCK DIAGRAM
GRPDLYS
RESET
VDD_IO VDD_CORE
MUTE_I
SDATA_I
SCLK_I
LRCLK_I
SMODE_IN_0
SMODE_IN_1
SMODE_IN_2
BYPASS
MUTE_O
CLOCK DIVIDER
ROM
WLNGTH_O_0
WLNGTH_O_1
SERIAL
INPUT
DIGITAL
PLL
FIR
FILTER
SERIAL
OUTPUT
FIFO
FS
OUT
FS
IN
AD1896
SDATA_O
SCLK_O
LRCLK_O
TDM_IN
SMODE_O_0
SMODE_O_1
MCLK_I
MSMODE_0
MSMODE_2
MCLK_O
MSMODE_1
port supports TDM mode for daisy-chaining multiple AD1896s to
a digital signal processor. The serial output data is dithered down
to 20, 18, or 16 bits when 20-, 18-, or 16-bit output data is se-
lected. The AD1896 sample rate converts the data from the
serial input port to the sample rate of the serial output port. The
sample rate at the serial input port can be asynchronous with
respect to the output sample rate of the output serial port. The
master clock to the AD1896, MCLK, can be asynchronous to
both the serial input and output ports.
MCLK can be generated either off-chip or on-chip by the AD1896
master clock oscillator. Since MCLK can be asynchronous to the
input or output serial ports, a crystal can be used to generate
MCLK internally to reduce noise and EMI emissions on the
board. When MCLK is synchronous to either the output or input
serial port, the AD1896 can be configured in a master mode where
MCLK is divided down and used to generate the left/right
and bit clocks for the serial port that is synchronous to MCLK.
The AD1896 supports master modes of 256
樓
f
S
, 512
樓
f
S
,
and 768
樓
f
S
for both input and output serial ports.
Conceptually, the AD1896 interpolates the serial input data by
a rate of 2
20
and samples the interpolated data stream by the
output sample rate. In practice, a 64-tap FIR filter with 2
20
polyphases, a FIFO, a digital servo loop that measures the time
difference between the input and output samples within 5 ps,
and a digital circuit to track the sample rate ratio are used to
perform the interpolation and output sampling. Refer to the
Theory of Operation section. The digital servo loop and sample
rate ratio circuit automatically track the input and output
sample rates.
(Continued on Page 17)
PRODUCT OVERVIEW
The AD1896 is a 24-bit, high performance, single-chip, second-
generation asynchronous sample rate converter. Based on Analog
Devices experience with its first asynchronous sample rate
converter, the AD1890, the AD1896 offers improved performance
and additional features. This improved performance includes a
THD + N range of 鈥?17 dB to 鈥?33 dB depending on the sample
rate and input frequency, 142 dB (A-Weighted) dynamic range,
192 kHz sampling frequencies for both input and output sample
rates, improved jitter rejection, and 1:8 upsampling and 7.75:1
downsampling ratios. Additional features include more serial
formats, a bypass mode, better interfacing to digital signal pro-
cessors, and a matched-phase mode.
The AD1896 has a 3-wire interface for the serial input and
output ports that supports left-justified, I
2
S, and right-justified
(16-, 18-, 20-, 24-bit) modes. Additionally, the serial output
*Patents
pending.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
漏 2003 Analog Devices, Inc. All rights reserved.

AD1896YRS相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！