音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ACS8510REV2.1SETS Datasheet

  • ACS8510REV2.1SETS

  • Synchronous Equipment Timing Source for SONET or SDH Network...

  • 76頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

ADVANCED COMMUNICATIONS
Description
The ACS8510 is a highly integrated, single-chip
solution for the Synchronous Equipment Timing
Source (SETS) function in a SONET or SDH Net-
work Element. The device generates SONET or
SDH Equipment Clocks (SEC) and frame synchro-
nization clocks. The ACS8510 is fully compliant
with the required specifications and standards.
The device supports Free-run, Locked and
Holdover modes. It also supports all three types
of reference clock source: recovered line clock,
PDH network, and node synchronization. The
ACS8510 generates independent SEC and BITS
clocks, an 8 kHz Frame Synchronization clock
and a 2 kHz Multi-Frame Synchronization clock.
Two ACS8510 devices can be used together in a
Master/Slave configuration mode allowing sys-
tem protection against a single ACS8510 failure.
A microprocessor port is incorporated, providing
access to the configuration and status registers
for device setup and monitoring. The ACS8510
supports IEEE 1149.1 JTAG boundary scan.
Rev2.1 adds choice of edge alignment for 8kHz
input, as well as a low jitter n x E1/DS1 output
mode. Other minor changes are made, with all
described in Appendix A.
Block Diagram
Figure 1. Simple Block Diagram
Inp ut
Ports
2 x A MI
10 x TTL
2 x PECL/LV DS
Programmable;
64/8kHz
2kHz
4kHz
N x 8kHz
1.544/2.048MHz
6.48MHz
19.44MHz
25.92MHz
38.88MHz
51.84MHz
77.76MHz
155.52MHz
Synchronous Equipment Timing Source
for SONET or SDH Network Elements
FINAL
Features
聲Suitable for Stratum 3E*, 3, 4E and 4 SONET
or SDH Equipment Clock (SEC) applications
聲Meets AT&T, ITU-T, ETSI and Telcordia
specifications
聲Accepts 14 individual input reference clocks
聲Generates 11 output clocks
聲Supports Free-run, Locked and Holdover
modes of operation
聲Robust input clock source quality monitoring on
all inputs
聲Automatic 聭hit-less聮 source switchover on loss
of input
聲Phase build out for output clock phase
continuity during input switchover and mode
transitions
聲Microprocessor interface - Intel, Motorola,
Serial, Multiplexed, EPROM
聲Programmable wander and jitter tracking
attenuation 0.1 Hz to 20 Hz
聲Support for Master/Slave device configuration
alignment and hot/standby redundancy
聲IEEE 1149.1 JTAG Boundary Scan
聲Single +3.3 V operation, +5 V I/O compatible
聲Operating temperature (ambient) -40擄C to
+85擄C
聲Available in 100 pin LQFP package
* Meets Holdover requirements, lowest bandwidth 0.1 Hz.
ACS8510 Rev2.1 SETS
T
OUT4
selector
Div ider
PFD
Dig ital
Loop
Filter
Outp ut
Ports
DTO
DPLL/Freq. Synthesis
14xSEC
Monitors
9xS EC
T
OUT0
se lec tor
MFrSync
PFD
Div ider
Dig ital
Loop
Filter
DTO
A PLL
Frequency
Dividers
DPLL/F req. Synthesis
Chip C lock
Generator
Register
Set
M icropro cessor
Port
FrSync
MFrSync
1 x A MI
6 x TTL
2 x PECL/LV DS
Programmable:
64/8kHz
1.544/2.048MHz
3.088/4.096MHz
6.176/8.182MHz
12.352/16.384MHz
6.48MHz
19.44MHz
25.92MHz
38.88MHz
51.84MHz
77.76MHz
155.52MHz
311.04MHz
2kHz MFrSync
8kHz FrSync
TCK
TDI
TMS
TRS T
TDO
IEEE
1149.1
JTAG
Priority
Table
TCXO (*OCXO)
Revision 1.06/October 2002
漏Semtech
Corp.
www.semtech.com

ACS8510REV2.1SETS相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！