音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

AB-111 Datasheet

  • AB-111

  • AB-111 - DEM-ADS1210

  • 6頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

APPLICATION BULLETIN
Mailing Address: PO Box 11400, Tucson, AZ 85734 鈥?Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 鈥?Tel: (520) 746-1111
Telex: 066-6491 鈥?FAX (520) 889-1510 鈥?Product Info: (800) 548-6132 鈥?Internet: www.burr-brown.com/ 鈥?FAXLine: (800) 548-6133
DEM-ADS1210/11 DEMO BOARD TRICKS TO EVALUATE
THE STEP RESPONSES OF THE ADS1211
MULTIPLEXER SWITCHING
by Bonnie Baker
One of the features of the
鈭單?/div>
Analog-to-Digital converters
like the ADS1211 and ADS1213, is the four channel, mul-
tiplexed input. This feature allows for the chip user to
individually digitize up to four separate differential signals.
This advantage can be useful in process control environ-
ments as long as the user understands the issues of latency
associated with
鈭單?/div>
converters. This application note illus-
trates the topology of the
鈭單?/div>
converter, explains the phe-
nomenon of latency in
鈭單?/div>
converters and shows its affects
on the accuracy of the digital output of the converter. The
Demo Board, DEM-ADS1210/11, is configured in such a
manner to show this behavior.
The A/D,
鈭單?/div>
converter, as shown in Figure 1, has seven
basic functional blocks. The differential, analog input signal
is sampled by the programmable gain amplifier (PGA). The
PGA stage performs the three tasks in the signal condition-
ing signal path of removing common-mode signals, gaining
the signal and consequently improving the accuracy of the
digitization process, and implementing a noise filter by use
of analog integration techniques. The PGA stage then trans-
fers the signal to the core of the
鈭單?/div>
converter. In this core
(鈭單?ADC) the signal is further conditioned in its analog state
then converted to a digital string of ones and zeros. Once the
signal is digitized, mathematical algorithms are applied to
the digital string, improving the accuracy of the conversion
even further. This process of digital manipulation is better
known as digital and/or decimation filtering.
The five remaining functional block in this converter facili-
tate the digitization process described above. The Voltage
REF and Voltage Attenuator blocks provide an analog
reference point for the front end PGA stage. The clock
provides a time reference for the digitization processes of
the
鈭單?/div>
ADC block. The
碌Controller
coordinates the digital
processes such as instructions to the
鈭單?/div>
ADC conversion
block, provides storage registers for critical offset and full-
scale measurements, and interfaces with the serial I/O inter-
face, to name a few. The serial interface communicates with
the outside digital world.
The
鈭單?/div>
converter structure has been exploited in the elec-
tronics industry for its ability to inexpensively digitize an
analog signal to a high level of accuracy. The trade-off taken
to achieve this high resolution is time. The
鈭單?/div>
digitization
process has two contributors to the time delay, also known
as latency.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Clock
ADS1211 or
ADS1213
Micro Controller
Instruction Register
Command Register
Data Output Register
Offset Register
Full-Scale Register
Voltage
Attenuator
PGA
鈭嗏垜
ADC
Voltage
REF
4-chan
Mux
28
27
26
25
24
23
22
21
20
19
18
Serial
Interface
17
16
15
FIGURE 1. The ADS1210, ADS1211, ADS1212 and
ADS1213 are all
鈭單?/div>
Converters. The ADS1211 and ADS1213
are muxed versions of the ADS1210 and ADS1212, inclu-
sively. The ADS1210/11 products are higher speed
鈭單?/div>
converters that achieve up to 20 bits effective resolution at
data rates of 1kHz. The ADS1212 and ADS1213 are lower
power versions of the ADS1210 and ADS1211.
As with any conversion process, the transformation from an
analog voltage to a digital word requires a set period of time.
The time period is dependent on the system clock and the
internal settings of the gain and oversampling features in the
converter. All converter topologies, such as Successive Ap-
proximation, Pipeline, or Flash (to name a few) require time
to convert. Typically this is specified as the conversion time
by the manufacturer. When the conversion time of A/D
converter is specified by the manufacturer it is easily ac-
counted for in the system application. In the case of the
鈭單?/div>
converter, the conversion time, or latency can also be called
the data rate. Unlike the other converters mentioned above,
鈭單?/div>
converters have an additional contribution to latency,
which may or may not be an issue in the application.
1997 Burr-Brown Corporation
AB-111
Printed in U.S.A. February, 1997

AB-111相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Application Bulletin AB-12
    FAIRCHILD
  • 英文版
    Application Bulletin AB-12
    FAIRCHILD ...
  • 英文版
    AB-100 - MULTIPLEXER DATA ACQUISTION SYSTEM
    ETC
  • 英文版
    AB-101 - COMBINING AN AMPLIFIER WITH THE BUF634
    ETC
  • 英文版
    AB-102 - OUTPUT SPECTRUM AND POST-LPF DESIGN OF THE PCM1710
    ETC
  • 英文版
    AB-103 - NOISE ANALYSIS FOR HIGH SPEED OP AMPS
    ETC
  • 英文版
    ETC
  • 英文版
    AB-105 - TUNING IN AMPLIFIERS
    ETC
  • 英文版
    AB-106 - PROGRAMMING TRICKS FOR HIGHER CONVERSION SPEEDS UTI...
    ETC
  • 英文版
    AB-107 - GIVING CONVERTERS A LITTLE GAIN BOOST WITH A FRONT ...
    ETC
  • 英文版
    AB-109 - ADS7809 TAG FEATURE
    ETC
  • 英文版
    AB-110 - VOLTAGE REFERENCE SCALING TECHNIQUES Increase the A...
    ETC
  • 英文版
    AB-111 - DEM-ADS1210
    ETC
  • 英文版
    ETC
  • 英文版
    AB-113 - ACCESSING THE ADS1210 DEMO BOARD WITH YOUR PC
    ETC
  • 英文版
    AB-115 - OVERDRIVING THE INPUTS TO THE ADS1210. ADS1211. ADS...
    ETC
  • 英文版
    ETC
  • 英文版
    ETC
  • 英文版
    AB-118 - EXTRACT AND DIGITIZE AC SIGNALS WITH A SINGLE A
    ETC
  • 英文版
    "AB-119 - A ""GETTING STARTED"" GUIDE FOR THE CONVERTER...
    ETC

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術客服:

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!