音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

89HPES4T4ZABC Datasheet

  • 89HPES4T4ZABC

  • 4-Lane 4-Port PCI Express Switch

  • 402.31KB

  • 23頁(yè)

  • IDT

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

4-Lane 4-Port
PCI Express廬 Switch
廬
89HPES4T4
Data Sheet
Advance Information*
Device Overview
鈼?/div>
The 89HPES4T4 is a member of IDT鈥檚 PRECISE鈩?family of PCI
Express switching solutions. The PES4T4 is a 4-lane, 4-port peripheral
chip that performs PCI Express Base switching. It provides connectivity
and switching functions between a PCI Express upstream port and up to
four downstream ports and supports switching between downstream
ports.
鈼?/div>
鈼?/div>
Features
鈼?/div>
鈼?/div>
High Performance PCI Express Switch
鈥?Four 2.5 Gbps PCI Express lanes
鈥?Four switch ports
鈥?x1 Upstream port
鈥?Three x1 Downstream ports
鈥?Low latency cut-through switch architecture
鈥?Support for Max payload sizes up to 256 bytes
鈥?One virtual channel
鈥?Eight traffic classes
鈥?PCI Express Base Specification Revision 1.1 compliant
Flexible Architecture with Numerous Configuration Options
鈥?Automatic lane reversal on all ports
鈥?Automatic polarity inversion on all lanes
鈥?Ability to load device configuration from serial EEPROM
Legacy Support
鈥?PCI compatible INTx emulation
鈥?Bus locking
鈼?/div>
鈼?/div>
Highly Integrated Solution
鈥?Requires no external components
鈥?Incorporates on-chip internal memory for packet buffering and
queueing
鈥?Integrates four 2.5 Gbps embedded SerDes with 8B/10B
encoder/decoder (no separate transceivers needed)
Reliability, Availability, and Serviceability (RAS) Features
鈥?Internal end-to-end parity protection on all TLPs ensures data
integrity even in systems that do not implement end-to-end
CRC (ECRC)
鈥?Supports ECRC and Advanced Error Reporting
鈥?Supports PCI Express Native Hot-Plug, Hot-Swap capable I/O
鈥?Compatible with Hot-Plug I/O expanders used on PC mother-
boards
Power Management
鈥?Utilizes advanced low-power design techniques to achieve low
typical power consumption
鈥?Supports PCI Power Management Interface specification (PCI-
PM 1.2)
鈥?Unused SerDes are disabled.
鈥?Supports Advanced Configuration and Power Interface Speci-
fication, Revision 2.0 (ACPI) supporting active link state
Testability and Debug Features
鈥?Built in Pseudo-Random Bit Stream (PRBS) generator
鈥?Numerous SerDes test modes
鈥?Ability to bypass link training and force any link into any mode
鈥?Provides statistics and performance counters
Block Diagram
4-Port Switch Core / 4 PCI Express Lanes
Frame Buffer
Route Table
Port
Arbitration
Scheduler
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Mux / Demux
Phy
Logical
Layer
Mux / Demux
Phy
Logical
Layer
Mux / Demux
Phy
Logical
Layer
Mux / Demux
Phy
Logical
Layer
SerDes
SerDes
SerDes
SerDes
(Port 0)
(Port 2)
(Port 3)
(Port 4)
Figure 1 Internal Block Diagram
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
1 of 23
漏
2007 Integrated Device Technology, Inc.
*Notice: The information in this document is subject to change without notice
September 7, 2007
Advance Information

89HPES4T4ZABC相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線(xiàn)人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線(xiàn)時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！