音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

88X2040 Datasheet

  • 88X2040

  • Alaska? X 88X2040 10 Gigabit Ethernet Transceiver

  • 131.69KB

  • 2頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Transceiver
Solutions
Alaska
X
10 Gigabit XAUI to XGMII Transceiver
88X2040
PRODUCT OVERVIEW
The Marvell
Alaska
X transceiver (88X2040) is a CMOS 10 Gigabit XAUI Quad 3.125/3.1875 Gbps Serializer/
Deserializer (SERDES) device. The transceiver performs all the necessary XAUI to XGMII functions for 10 Gigabit
Ethernet (GbE) and 10 Gigabit Fiber Channel applications, while achieving very low power dissipation of 1.3W.
The Alaska X device includes an IEEE 802.3ae 10 Gigabit Media Independent Interface (XGMII) and 10 Gigabit
Attachment Unit Interface (XAUI). The Alaska X 10 Gigabit transceiver incorporates four lanes operating up to
3.125/3.1875 Gbps, each with a selectable 8B/10B encoder/decoder. The four lanes can operate independently
from 1.0 to 3.1875 Gbps to support a variety of backplane applications or can be configured as a single 10 Gigabit
XAUI channel. The device allows the use of either 62.5, 125 or 156.25/159.375 MHz reference inputs to provide
flexible clocking.
TXD[31:0]
TXC[3:0]
RXD[31:0]
RXC[3:0]
Port 3
Port 2
Port 1
Port 0
32
XGMII Interface
TX_CLK
4
32
4
RXDx[7:0]
RXCx
RX_CLKx
Output
FIFO
TBG/Clock
Synthesizer
Management
Interface
10B/8B
Decoder
CDRC/Clock
Recovery
Registers
Deserializer
RXxP
RXxN
RX_CLK
MDC
MDIO
INT#
JTAG
Fig 1. Alaska X 10 Gigabit Transceiver Block Diagram
FEATURES
IEEE 802.3ae XGMII parallel interface
IEEE 802.3ae XAUI serial interface
Selectable 1.0 to 3.125/3.1875 Gbps data rates
Selectable 62.5/125/156.25/159.375 MHz reference frequencies
Selectable 8B/10B encoder/decoder
Independent clock generator and CDR per channel
Programmable pre-emphasis and amplitude
On-chip serial terminations (50 ohms)
Power dissipation: 1.3W
1.5V or 1.8V XGMII HSTL I/O
IEEE 802.3ae MDIO interface
IEEE 1149.1 JTAG test interface
Low cost 256-pin TFBGA package (17mm x 17mm)
0.15-micron digital CMOS process
BENEFITS
IEEE compliance
IEEE compliance
Backward compatibility for backplane applications
Timing flexibility
Enables proprietary coding
Robust performance
Enables longer PCB traces
Fewer external components
Low overall system power
Interface flexibility
Easy programmability
Superior manufacturability
Less board space
State-of-the-art production process
XAUI Interface
TRST#
TCK
TDI
TMS
TDO
TXDx[7:0]
TXCx
TX_CLKx
Input
FIFO
8B/10B
Encoder
Serializer
TXxP
TXxN

88X2040相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見,您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!