鈩?/div>
Wireless LAN 802.11b Access Point Chipset
88W8000 and 88W8500
802.11b Access Point solution. The 88W8000 product performs all of the functions of an RF transceiver by
integrating a 20 dBm power ampli脼er, low noise ampli脼er, voltage-controlled oscillator, frequency synthesizer, as
well as other necessary RF and analog functions onto one CMOS chip. The 88W8500 device is a single chip that
combines the functions of the Direct Sequence Spread Spectrum (DSSS) baseband processor, Medium Access
Control (MAC) processor, on-chip CPU, on-chip memory, advanced encryption, external SDRAM/FLASH memory
controller, and one Fast Ethernet port (MAC and PHY). The high level of integration reduces the overall Bill of
Materials (BOM) cost for an access point by eliminating the need for an external CPU and Fast Ethernet port for
wired infrastructure connectivity. Together, the Libertas 88W8000 and 88W8500 chipset supports IEEE 802.11b
data rates of 1, 2, 5.5 and 11 Mbps, as well as a proprietary data rate of 22 Mbps. The 88W8000 and 88W8500
chipset provides an optimal solution for access points as well as wireless home gateway applications.
88W8500
2.4 GHz
PRODUCT OVERVIEW
The Marvell
簍
Libertas
陋
88W8000 and 88W8500 Wireless LAN (WLAN) chipset comprises the world脮s most integrated
88W8000
On-Chip
LNA
RF
Filter
RF
Switch
VCO
On-Chip
PA
TR_SW
Serial I/F
Receiver
Frequency
Synthesizer
Transmitter
Power
Enable
Control
44 MHz
XOSC
Baseband Processor
Antenna
Diversity
ADC
DAC
Modulator
Demodulator
802.11
MAC
Protocol
Engine
Security
Engine
Internal Bus
SDRAM
Flash
Controller
802.3u MAC
802.3u PHY
ARM9
CPU
Memory
External
Flash or
SDRAM
MII, PCI, or
Twisted Pair
JTAG
UART
50 MHz
XOSC
GPIO/
LED
Power
Mgmt.
Serial
(EEPROM)
Controller
EEPROM
GPIO (15:0)
T/R Switch, Serial Interface, Power Enable Control
Fig 1. Libertas WLAN 802.11b Access Point Chipset (88W8000 and 88W8500) Block Diagram
88W8000 FEATURES
BENEFITS
樓
2.4 GHz ISM Band Radio
樓
Integration of all RF to analog baseband transmit and
receive functionalities
樓
On-chip power ampli脼er with 20 dBm output power at the
antenna connector
樓
On-chip power ampli脼er is programmable from 0 dBm to 20 dBm
樓
Integrated power loop control
樓
2x higher receiver sensitivity
樓
Programmable frequency synthesizers with integrated
VCOs and I/Q generation
樓
One single chip supports all RF to analog baseband functions of the
popular 802.11b standard
樓
Reduces BOM cost, simpli脼es board layout and provides smaller
form factor
樓
Reduces cost and increases range
樓
Allows transmit power control to be implemented for power savings
and extended battery life for host system
樓
Stabilizes power ampli脼er output at user designated values across
temperature, voltage supply and semiconductor variations
樓
Improves detection of weak signals and increases range
樓
Provide for longer range in terms of adaptive gain adjustments
for best signal reception
1
2
