音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

82093AA Datasheet

  • 82093AA

  • I/O ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (IOAPIC)

  • 20頁(yè)

  • INTEL   INTEL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

PRELIMINARY
82093AA I/O ADVANCED
PROGRAMMABLE INTERRUPT
CONTROLLER (IOAPIC)
Provides Multiprocessor Interrupt
Management
錚?/div>
Dynamic Interrupt Distribution-
Routing Interrupt to the Lowest
Priority Processor
錚?/div>
Software Programmable Control of
Interrupt Inputs
錚?/div>
Off Loads Interrupt Related Traffic
From the Memory Bus
24 Programmable Interrupts
錚?/div>
13 ISA Interrupts Supported
錚?/div>
4 PCI Interrupts
錚?/div>
1 Interrupt/SMI# Rerouting
錚?/div>
2 Motherboard Interrupts
錚?/div>
1 Interrupt Used for INTR Input
錚?/div>
3 General Purpose Interrupts
錚?/div>
Independently Programmable for
Edge/Level Sensitivity Interrupts
錚?/div>
Each Interrupt Can Be Programmed
to Respond to Active High or Low
Inputs
X-Bus Interface
錚?/div>
CS For Flexible Decode of the
IOAPIC Device.
錚?/div>
Index Register Interface for
Optimum Memory Usage
錚?/div>
Registers are 32-Bit Wide to Match
the PCI to Host Bridge Architecture
Package 64-Pin PQFP
The 82093AA I/O Advanced Programmable Interrupt Controller (IOAPIC) provides multi-processor interrupt
management and incorporates both static and dynamic symmetric interrupt distribution across all processors. In
systems with multiple I/O subsystems, each subsystem can have its own set of interrupts. Each interrupt pin is
individually programmable as either edge or level triggered. The interrupt vector and interrupt steering
information can be specified per interrupt. An indirect register accessing scheme optimizes the memory space
needed to access the IOAPIC鈥檚 internal registers. To increase system flexibility when assigning memory space
usage, the The IOAPIC鈥檚 2-register memory space is re-locatable.
D[7:0]
D/I#
A[1:0]
RD#
WR#
CS#
APCIREQ#
APICACK1#
APICACK2#
System
Bus
Interface
APIC
Bus
Interface
APCID[1:0]
APCICLK
Interrupt
Controller
APCID[1:0]
APCICLK
APCICLK
RESET
CLK
Clock
And
Reset
Test
TESTIN#
IOA_BLK
Figure 1. IOAPIC Simplified Block Diagram
Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property
rights is granted by this document or by the sale of Intel products. Except as provided in Intel鈥檚 Terms and Conditions of Sale for such products, Intel assumes no
liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to
fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in
medical, life saving, or life sustaining applications. Intel retains the right to make changes to specifications and product descriptions at any time, without notice. The
82093AA IOAPIC may contain design defects or errors known as errata. Current characterized errata are available on request. Third-party brands and names are
the property of their respective owners.
漏 INTEL CORPORATION 1996
May 1996
Order Number: 290566-001

82093AA相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！