鈥?/div>
BLOCK DIAGRAM
EACH CHANNEL: Tx
TXxCKP/N
CMIxP/N
SIxCKP/N
PIxCK
PIx[3:0]D
PTOxCK
SOxCKP/N
SOxDP/N
POx[3:0]D
POxCK
CMI-LCV
Detect
EACH CHANNEL: Rx
CMI
Decoder
Rx CDR
Lock Detect
Adaptive
Eq.
G.775
LOS
Detect
RXxP/N
FIFO
CMI
Encoder
ECLxP/N
G.703 compliant line interface for 139.264 Mbps
or 155.52 Mbps CMI-coded coax transmission.
LVPECL compatible line interface for 155.52
Mbps NRZ-coded fiber applications.
Integrated adaptive CMI equalizer and CDR in
receive path.
Serial, LVPECL-compatible system interface
with integrated CDR in transmit path for NRZ to
CMI conversion.
4-bit parallel CMOS system interface with
master/slave Tx clock modes.
Configurable via HW control pins or 4-wire 碌P
interface
Operates from a single reference clock input.
Compliant with ANSI T1.105.03-1994; ITU-T
G.751, G.813, G.823, G.825, G.958; and
Telcordia GR-253-CORE for jitter performance.
Provides Loss of Lock (LOL), CMI Line Code
Violation (LCV), and G.775 compliant Loss of
Signal (LOS) detection.
Receiver Monitor Mode
Operates from a single 3.3V supply
128-pin TQFP (JEDEC LQFP) package
Lock Detect
SIxDP/N
Tx CDR
1