鈮?/div>
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4.5V to 5.5V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 139
IMPROVED LATCH-UP IMMUNITY
SOP
PACKAGE
SOP
TSSOP
T UBE
74VHCT139AM
TSSOP
T& R
74VHCT139AMTR
74VHCT139ATTR
ORDER CODES
DESCRIPTION
The 74VHCT139A is an advanced high-speed
CMOS DUAL 2 TO 4 LINE DECODER/
DEMULTIPLEXER fabricated with sub-micron
silicon gate and double-layer metal wiring C
2
MOS
technology.
The active low enable input can be used for
gating or as a data input for demultiplexing
applications. While the enable input is held high,
all four outputs are high independently of the
other inputs.
Power down protection is provided on all inputs
and outputs and 0 to 7V can be accepted on
inputs with no regard to the supply voltage. This
device can be used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
March 2000
1/8