音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

74VHC74 Datasheet

  • 74VHC74

  • Dual D-Type Flip-Flop with Set and Reset

  • 6頁(yè)

  • MOTOROLA   MOTOROLA

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Dual D-Type Flip-Flop
with Set and Reset
The MC74VHC74 is an advanced high speed CMOS D鈥搕ype flip鈥揻lop
fabricated with silicon gate CMOS technology. It achieves high speed
operation similar to equivalent Bipolar Schottky TTL while maintaining
CMOS low power dissipation.
The signal level applied to the D input is transferred to Q output during the
positive going transition of the Clock pulse.
Reset (RD) and Set (SD) are independent of the Clock (CP) and are
accomplished by setting the appropriate input Low.
The internal circuit is composed of three stages, including a buffer output
which provides high noise immunity and stable output. The inputs tolerate
voltages up to 7V, allowing the interface of 5V systems to 3V systems.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
High Speed: fmax = 170MHz (Typ) at VCC = 5V
Low Power Dissipation: ICC = 2碌A(chǔ) (Max) at TA = 25擄C
High Noise Immunity: VNIH = VNIL = 28% VCC
Power Down Protection Provided on Inputs
Balanced Propagation Delays
Designed for 2V to 5.5V Operating Range
Low Noise: VOLP = 0.8V (Max)
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300mA
ESD Performance: HBM > 2000V; Machine Model > 200V
Chip Complexity: 128 FETs or 32 Equivalent Gates
MC74VHC74
D SUFFIX
14鈥揕EAD SOIC PACKAGE
CASE 751A鈥?3
DT SUFFIX
14鈥揕EAD TSSOP PACKAGE
CASE 948G鈥?1
M SUFFIX
14鈥揕EAD SOIC EIAJ PACKAGE
CASE 965鈥?1
ORDERING INFORMATION
MC74VHCXXD
MC74VHCXXDT
MC74VHCXXM
SOIC
TSSOP
SOIC EIAJ
LOGIC DIAGRAM
RD1
D1
CP1
SD1
1
2
3
4
5
6
RD2
Q1
Q1
D2
CP2
SD2
13
12
11
10
9
8
Q2
PIN ASSIGNMENT
Q2
RD1
D1
CP1
SD1
Q1
Q1
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
RD2
D2
CP2
SD2
Q2
Q2
FUNCTION TABLE
Inputs
SD
L
H
L
H
H
H
H
H
RD
H
L
L
H
H
H
H
H
CP
X
X
X
D
X
X
X
H
L
X
X
X
Outputs
Q
Q
H
L
L
H
H*
H*
H
L
L
H
No Change
No Change
No Change
GND
L
H
* Both outputs will remain high as long as Set and Reset are low, but the output
states are unpredictable if Set and Reset go high simultaneously.
6/97
漏
Motorola, Inc. 1997
1
REV 1

74VHC74相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！