74VHC32 Quad 2-Input OR Gate
November 1992
Revised March 1999
74VHC32
Quad 2-Input OR Gate
General Description
The VHC32 is an advanced high speed CMOS 2-Input OR
Gate fabricated with silicon gate CMOS technology. It
achieves the high speed operation similar to equivalent
Bipolar Schottky TTL while maintaining the CMOS low
power dissipation.
The internal circuit is composed of 4 stages including buffer
output, which provide high noise immunity and stable out-
put. An input protection circuit ensures that 0V to 7V can be
applied to the input pins without regard to the supply volt-
age. This device can be used to interface 5V to 3V systems
and two supply systems such as battery back up. This cir-
cuit prevents device destruction due to mismatched supply
and input voltages.
Features
s
High Speed:
t
PD
=
3.8 ns (typ) at V
CC
=
5V
s
Low Power Dissipation:
I
CC
=
2
碌A
(Max) at T
A
=
25擄C
s
High Noise Immunity: V
NIH
=
V
NIL
=
28% V
CC
(Min)
s
Power down protection is provided on all inputs
s
Low Noise: V
OLP
=
0.8V (Max)
s
Pin and Function Compatible with 74HC32
Ordering Code:
Order Number
74VHC32M
74VHC32SJ
74VHC32MTC
74VHC32N
Package Number
M14A
M14D
MTC14
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150鈥?Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300鈥?Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Descriptions
Pin Names
A
n
, B
n
O
n
Description
Inputs
Outputs
Truth Table
A
H
L
H
L
B
H
H
L
L
O
H
H
H
L
漏 1999 Fairchild Semiconductor Corporation
DS011518.prf
www.fairchildsemi.com
1
2
3
4
5
6
