音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

74VHC138 Datasheet

  • 74VHC138

  • 3-to-8 Line Decoder

  • 7頁(yè)

  • MOTOROLA   MOTOROLA

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
3-to-8 Line Decoder
The MC74VHC138 is an advanced high speed CMOS 3鈥搕o鈥? decoder
fabricated with silicon gate CMOS technology. It achieves high speed
operation similar to equivalent Bipolar Schottky TTL while maintaining
CMOS low power dissipation.
When the device is enabled, three Binary Select inputs (A0 鈥?A2)
determine which one of the outputs (Y0 鈥?Y7) will go Low. When enable input
E3 is held Low or either E2 or E1 is held High, decoding function is inhibited
and all outputs go high. E3, E2, and E1 inputs are provided to ease cascade
connection and for use as an address decoder for memory systems.
The internal circuit is composed of three stages, including a buffer output
which provides high noise immunity and stable output. The inputs tolerate
voltages up to 7V, allowing the interface of 5V systems to 3V systems.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
High Speed: tPD = 5.7ns (Typ) at VCC = 5V
Low Power Dissipation: ICC = 4碌A(chǔ) (Max) at TA = 25擄C
High Noise Immunity: VNIH = VNIL = 28% VCC
Power Down Protection Provided on Inputs
Balanced Propagation Delays
Designed for 2V to 5.5V Operating Range
Low Noise: VOLP = 0.8 V (Max)
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300mA
ESD Performance: HBM > 2000V; Machine Model > 200V
Chip Complexity: 122 FETs or 30.5 Equivalent Gates
FUNCTION TABLE
Inputs
E3
X
X
L
H
H
H
H
H
H
H
H
E2
X
H
X
L
L
L
L
L
L
L
L
H
X
X
L
L
L
L
L
L
L
L
X
X
X
L
L
L
L
H
H
H
H
X
X
X
L
L
H
H
L
L
H
H
X
X
X
L
H
L
H
L
H
L
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
Outputs
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
E1 A2 A1 A0 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7
MC74VHC138
D SUFFIX
16鈥揕EAD SOIC PACKAGE
CASE 751B鈥?5
DT SUFFIX
16鈥揕EAD TSSOP PACKAGE
CASE 948F鈥?1
M SUFFIX
16鈥揕EAD SOIC EIAJ PACKAGE
CASE 966鈥?1
ORDERING INFORMATION
MC74VHCXXXD
MC74VHCXXXDT
MC74VHCXXXM
SOIC
TSSOP
SOIC EIAJ
PIN ASSIGNMENT
A0
A1
A2
E1
E2
E3
Y7
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
Y0
Y1
Y2
Y3
Y4
Y5
Y6
H = high level (steady state); L = low level (steady state);
X = don鈥檛 care
15
A0
SELECT
INPUTS
A1
A2
1
2
3
Y0
14
Y1
13
Y2
12
Y3
11
Y4
10
Y5
9
Y6
7
Y7
ACTIVE鈥揕OW
OUTPUTS
ENABLE
INPUTS
E3
E2
E1
6
5
4
LOGIC DIAGRAM
6/97
漏
Motorola, Inc. 1997
1
REV 1

74VHC138相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！