74VCXH16374
Low-Voltage 1.8/2.5/3.3V
16-Bit D-Type Flip-Flop
With 3.6V鈥揟olerant Inputs and Outputs
(3鈥揝tate, Non鈥揑nverting)
The 74VCXH16374 is an advanced performance, non鈥搃nverting
16鈥揵it D鈥搕ype flip鈥揻lop. It is designed for very high鈥搒peed, very
low鈥損ower operation in 1.8V, 2.5V or 3.3V systems. The
VCXH16374 is byte controlled, with each byte functioning
identically, but independently. Each byte has separate Output Enable
and Clock Pulse inputs. These control pins can be tied together for full
16鈥揵it operation.
When operating at 2.5V (or 1.8V) the part is designed to tolerate
voltages it may encounter on either inputs or outputs when interfacing
to 3.3V busses. It is guaranteed to be over鈥搗oltage tolerant to 3.6V.
The 74VCXH16374 consists of 16 edge鈥搕riggered flip鈥揻lops with
individual D鈥搕ype inputs and 3.6V鈥搕olerant 3鈥搒tate outputs. The
clocks (CPn) and Output Enables (OEn) are common to all flip鈥揻lops
within the respective byte. The flip鈥揻lops will store the state of
individual D inputs that meet the setup and hold time requirements on
the LOW鈥搕o鈥揌IGH Clock (CP) transition. With the OE LOW, the
contents of the flip鈥揻lops are available at the outputs. When the OE is
HIGH, the outputs go to the high impedance state. The OE input level
does not affect the operation of the flip鈥揻lops. The data inputs include
active bushold circuitry, eliminating the need for external pull鈥搖p
resistors to hold unused or floating inputs at a valid logic state.
http://onsemi.com
MARKING DIAGRAM
48
48
74VCXH16374DT
1
AWLYYWW
TSSOP鈥?8
DT SUFFIX
CASE 1201
A
WL
YY
WW
1
= Assembly Location
= Wafer Lot
= Year
= Work Week
PIN NAMES
Pins
OEn
CPn
D0鈥揇15
O0鈥揙15
Function
Output Enable Inputs
Clock Pulse Inputs
Inputs
Outputs
鈥?/div>
Designed for Low Voltage Operation: V
CC
= 1.65鈥?.6V
鈥?/div>
3.6V Tolerant Inputs and Outputs
鈥?/div>
High Speed Operation: 3.0ns max for 3.0 to 3.6V
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
3.9ns max for 2.3 to 2.7V
7.8ns max for 1.65 to 1.95V
Static Drive:
鹵24mA
Drive at 3.0V
鹵18mA
Drive at 2.3V
鹵6mA
Drive at 1.65V
Supports Live Insertion and Withdrawal
Includes Active Bushold to Hold Unused or Floating Inputs at a Valid
Logic State
I
OFF
Specification Guarantees High Impedance When V
CC
= 0V
鈥?/div>
Near Zero Static Supply Current in All Three Logic States (20碌A)
Substantially Reduces System Power Requirements
Latchup Performance Exceeds
鹵250mA
@ 125擄C
ESD Performance: Human Body Model >2000V; Machine Model
>200V
ORDERING INFORMATION
Device
74VCXH16374DT
74VCXH16374DTR
Package
TSSOP
TSSOP
Shipping
39 / Rail
2500 / Reel
鈥燦OTE: To ensure the outputs activate in the 3鈥搒tate condition, the output
enable pins should be connected to V
CC
through a pull鈥搖p resistor. The
value of the resistor is determined by the current sinking capability of the
output connected to the OE pin.
漏
Semiconductor Components Industries, LLC, 2001
1
January, 2001 鈥?Rev. 1
Publication Order Number:
74VCXH16374/D
74VCXH16374/D相關型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
FAIRCHILD
-
英文版
Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
FAIRCHILD ...
-
英文版
LOW-VOLTAGE QUAD 2-INPUT AND GATE WITH 3.6V TOLERANT INPUTS ...
TOSHIBA
-
英文版
Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
FAIRCHILD
-
英文版
Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
FAIRCHILD ...
-
英文版
LOW-VOLTAGE QUAD 2-INPUT AND GATE WITH 3.6V TOLERANT INPUTS ...
TOSHIBA [T...
-
英文版
Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs a...
FAIRCHILD
-
英文版
Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs a...
FAIRCHILD ...
-
英文版
Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs a...
FAIRCHILD ...
-
英文版
Low Voltage Quad 2-Input NAND Gate with Open Drain Outputs a...
FAIRCHILD
-
英文版
Low Voltage Quad 2-Input NAND Gate with Open Drain Outputs a...
FAIRCHILD ...
-
英文版
Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Toleran...
FAIRCHILD
-
英文版
Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Toleran...
FAIRCHILD ...
-
英文版
Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
FAIRCHILD
-
英文版
Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
FAIRCHILD ...
-
英文版
Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
FAIRCHILD
-
英文版
Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
FAIRCHILD ...
-
英文版
Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inpu...
FAIRCHILD
-
英文版
Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inpu...
FAIRCHILD ...
-
英文版
Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inp...
FAIRCHILD
1
2
3
4
5
6
7
8
9
10
11
12
