音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

74VCXH16245 Datasheet

  • 74VCXH16245

  • Low-Voltage 1.8/2.5/3.3V 16-Bit Transceiver

  • 8頁

  • ONSEMI

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

74VCXH16245
Low鈭扸oltage 1.8/2.5/3.3V
16鈭払it Transceiver
With 3.6 V鈭扵olerant Inputs and Outputs
(3鈭扴tate, Non鈭捍nverting)
The 74VCXH16245 is an advanced performance, non鈭抜nverting
16鈭抌it transceiver. It is designed for very high鈭抯peed, very low鈭抪ower
operation in 1.8 V, 2.5 V or 3.3 V systems.
When operating at 2.5 V (or 1.8 V) the part is designed to tolerate
voltages it may encounter on either inputs or outputs when interfacing
to 3.3 V busses. It is guaranteed to be over鈭抳oltage tolerant to 3.6 V.
The VCXH16245 is designed with byte control. It can be operated
as two separate octals, or with the controls tied together, as a 16鈭抌it
wide function. The Transmit/Receive (T/Rn) inputs determine the
direction of data flow through the bi鈭抎irectional transceiver. Transmit
(active鈭扝IGH) enables data from A ports to B ports; Receive
(active鈭扡OW) enables data from B to A ports. The Output Enable
inputs (OEn), when HIGH, disable both A and B ports by placing them
in a HIGH Z condition. The data inputs include active bushold
circuitry, eliminating the need for external pull鈭抲p resistors to hold
unused or floating inputs at a valid logic state.
Features
http://onsemi.com
48
1
TSSOP鈭?8
DT SUFFIX
CASE 1201
MARKING DIAGRAM
48
VCXH16245
AWLYYWW
鈥?/div>
Designed for Low Voltage Operation: V
CC
= 1.65鈭?.6 V
鈥?/div>
3.6 V Tolerant Inputs and Outputs
鈥?/div>
High Speed Operation: 2.5 ns max for 3.0 to 3.6 V
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
3.0 ns max for 2.3 to 2.7 V
6.0 ns max for 1.65 to 1.95 V
Static Drive:
鹵24
mA Drive at 3.0 V
鹵18
mA Drive at 2.3 V
鹵6
mA Drive at 1.65 V
Supports Live Insertion and Withdrawal
Includes Active Bushold to Hold Unused or Floating Inputs at a Valid
Logic State
I
OFF
Specification Guarantees High Impedance When V
CC
= 0 V
*
Near Zero Static Supply Current in All Three Logic States (20
mA)
Substantially Reduces System Power Requirements
Latchup Performance Exceeds
鹵250
mA @ 125擄C
ESD Performance: Human Body Model >2000 V;
Machine Model >200 V
Pb鈭扚ree Package is Available*
1
A
WL
YY
WW
= Assembly Location
= Wafer Lot
= Year
= Work Week
ORDERING INFORMATION
Device
74VCXH16245DT
74VCXH16245DTR
74VCXH16245DTRG
Package
TSSOP
TSSOP
Shipping
鈥?/div>
39 / Rail
2500/Tape & Reel
TSSOP 2500/Tape & Reel
(Pb鈭扚ree)
鈥燜or information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
*For additional information on our Pb鈭扚ree strategy
and soldering details, please download the
ON Semiconductor Soldering and Mounting
Techniques Reference Manual, SOLDERRM/D.
*NOTE: To ensure the outputs activate in the 3鈭抯tate condition,
the output enable pins should be connected to V
CC
through a
pull鈭抲p resistor. The value of the resistor is determined by the
current sinking capability of the output connected to the OE pin.
Semiconductor Components Industries, LLC, 2004
1
May, 2004 鈭?Rev. 3
Publication Order Number:
74VCXH16245/D

74VCXH16245相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
    FAIRCHILD ...
  • 英文版
    LOW-VOLTAGE QUAD 2-INPUT AND GATE WITH 3.6V TOLERANT INPUTS ...
    TOSHIBA
  • 英文版
    Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
    FAIRCHILD ...
  • 英文版
    LOW-VOLTAGE QUAD 2-INPUT AND GATE WITH 3.6V TOLERANT INPUTS ...
    TOSHIBA [T...
  • 英文版
    Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs a...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs a...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs a...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with Open Drain Outputs a...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with Open Drain Outputs a...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Toleran...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Toleran...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inpu...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inpu...
    FAIRCHILD ...
  • 英文版
    Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inp...
    FAIRCHILD

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!