音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

74VCXH16245/D Datasheet

  • 74VCXH16245/D

  • Low-Voltage 1.8/2.5/3.3V 16-Bit Transceiver

  • 12頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

74VCXH16245
Low-Voltage 1.8/2.5/3.3V
16-Bit Transceiver
With 3.6 V鈥揟olerant Inputs and Outputs
(3鈥揝tate, Non鈥揑nverting)
The 74VCXH16245 is an advanced performance, non鈥搃nverting
16鈥揵it transceiver. It is designed for very high鈥搒peed, very low鈥損ower
operation in 1.8 V, 2.5 V or 3.3 V systems.
When operating at 2.5 V (or 1.8 V) the part is designed to tolerate
voltages it may encounter on either inputs or outputs when interfacing
to 3.3 V busses. It is guaranteed to be over鈥搗oltage tolerant to 3.6 V.
The VCXH16245 is designed with byte control. It can be operated
as two separate octals, or with the controls tied together, as a 16鈥揵it
wide function. The Transmit/Receive (T/Rn) inputs determine the
direction of data flow through the bi鈥揹irectional transceiver. Transmit
(active鈥揌IGH) enables data from A ports to B ports; Receive
(active鈥揕OW) enables data from B to A ports. The Output Enable
inputs (OEn), when HIGH, disable both A and B ports by placing them
in a HIGH Z condition. The data inputs include active bushold
circuitry, eliminating the need for external pull鈥搖p resistors to hold
unused or floating inputs at a valid logic state.
http://onsemi.com
MARKING DIAGRAM
48
48
74VCXH16245DT
1
AWLYYWW
TSSOP鈥?8
DT SUFFIX
CASE 1201
A
WL
YY
WW
1
= Assembly Location
= Wafer Lot
= Year
= Work Week
鈥?/div>
Designed for Low Voltage Operation: V
CC
= 1.65鈥?.6 V
鈥?/div>
3.6 V Tolerant Inputs and Outputs
鈥?/div>
High Speed Operation: 2.5 ns max for 3.0 to 3.6 V
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
3.0 ns max for 2.3 to 2.7 V
6.0 ns max for 1.65 to 1.95 V
Static Drive:
鹵24
mA Drive at 3.0 V
鹵18
mA Drive at 2.3 V
鹵6
mA Drive at 1.65 V
Supports Live Insertion and Withdrawal
Includes Active Bushold to Hold Unused or Floating Inputs at a Valid
Logic State
I
OFF
Specification Guarantees High Impedance When V
CC
= 0 V
鈥?/div>
Near Zero Static Supply Current in All Three Logic States (20
碌A(chǔ))
Substantially Reduces System Power Requirements
Latchup Performance Exceeds
鹵250
mA @ 125擄C
ESD Performance: Human Body Model >2000 V; Machine Model >200 V
ORDERING INFORMATION
Device
74VCXH16245DT
74VCXH16245DTR
Package
TSSOP
TSSOP
Shipping
39 / Rail
2500 / Reel
鈥燦OTE: To ensure the outputs activate in the 3鈥搒tate condition, the output
enable pins should be connected to V
CC
through a pull鈥搖p resistor. The
value of the resistor is determined by the current sinking capability of the
output connected to the OE pin.
Semiconductor Components Industries, LLC, 2001
1
January, 2001 鈥?Rev. 1
Publication Order Number:
74VCXH16245/D

74VCXH16245/D相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
    FAIRCHILD ...
  • 英文版
    LOW-VOLTAGE QUAD 2-INPUT AND GATE WITH 3.6V TOLERANT INPUTS ...
    TOSHIBA
  • 英文版
    Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
    FAIRCHILD ...
  • 英文版
    LOW-VOLTAGE QUAD 2-INPUT AND GATE WITH 3.6V TOLERANT INPUTS ...
    TOSHIBA [T...
  • 英文版
    Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs a...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs a...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs a...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with Open Drain Outputs a...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with Open Drain Outputs a...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Toleran...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input Exclusive-OR Gate with 3.6V Toleran...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input AND Gate with 3.6V Tolerant Inputs ...
    FAIRCHILD ...
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inpu...
    FAIRCHILD
  • 英文版
    Low Voltage Quad 2-Input NAND Gate with Schmitt Trigger Inpu...
    FAIRCHILD ...
  • 英文版
    Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inp...
    FAIRCHILD

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!