PDF預(yù)覽

• 1
• 2
• 3
• 4
• 5
• 6
• 7

DM74S473 (512 x 8) 4096-Bit TTL PROM

November 1990

DM74S473

(512 x 8) 4096-Bit TTL PROM

General Description

This Schottky memory is organized in the popular 512

words by 8 bits configuration A memory enable input is pro-

vided to control the output states When the device is en-

abled the outputs represent the contents of the selected

word When disabled the 8 outputs go to the 鈥樷€極FF鈥欌€?or high

impedance state

PROMs are shipped from the factory with lows in all loca-

tions A high may be programmed into any selected location

by following the programming instructions

Features

Y

Y

Y

Y

Y

Y

Advanced titanium-tungsten (Ti-W) fuses

Schottky-clamped for high speed

Address access 45 ns max

Enable access 30 ns max

Enable recovery 30 ns max

PNP inputs for reduced input loading

All DC and AC parameters guaranteed over

temperature

Low voltage TRI-SAFE

TM

programming

Open-collector outputs

Block Diagram

TL D 9715 鈥?1

Pin Names

A0鈥揂8

G

GND

Q0鈥換7

V

CC

Addresses

Output Enable

Ground

Outputs

Power Supply

TRI-SAFE

TM

is a trademark of National Semiconductor Corporation

C

1995 National Semiconductor Corporation

TL D 9715

RRD-B30M105 Printed in U S A

next

74S473相關(guān)型號(hào)PDF文件下載

• 型號(hào)
  版本
  描述
  廠商
  下載
• 74S473
  英文版
  (512 x 8) 4096-Bit TTL PROM
  NSC
  74S473
• 74S473
  英文版
  (512 x 8) 4096-Bit TTL PROM
  NSC [Natio...
  74S473
• 74S40DC
  英文版
  Dual 4-input NAND Gate
  ETC
  74S40DC
• 74S40DC
  英文版
  Dual 4-input NAND Gate
  74S40DC
• 74S40PC
  英文版
  Dual 4-input NAND Gate
  ETC
  74S40PC
• 74S40PC
  英文版
  Dual 4-input NAND Gate
  74S40PC

您可能感興趣的PDF文件資料

• 74S473
• 74S473
• 74S40PC
• 74S40PC
• 74S40DC
• 74S40DC

熱門IC型號(hào)推薦

• 74LVC14APW
• 74LVC04AD
• 74LCX08MTC
• 74LCX16245MTDX
• 74LVC1G79GW
• 74AHCT1G32GW
• 74F244SCX
• 74LVC02AD
• 74HCT125PW
• 74F373SCX
• 74HC10D
• 74AHCT1G08GV