鈮?/div>
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2V to 3.6V (1.2V Data Retention)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 257
IMPROVED LATCH-UP IMMUNITY
POWER DOWN PROTECTION ON INPUTS
M
(Micro Package)
T
(TSSOP Package)
ORDER CODES :
74LVX257M
74LVX257T
multiplexers with common SELECT and ENABLE
INPUT. The 74LVX257 is a non inverting
multiplexer.
When the ENABLE INPUT is held 鈥滺igh鈥? all
outputs become high impedance state. If
SELECT INPUT is held 鈥滾ow鈥? 鈥滱鈥?data is
selected, when SELECT INPUT is 鈥滺igh鈥? 鈥滲鈥?/div>
data is chosen.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
DESCRIPTION
The 74LVX257 is an advanced high-speed
CMOS QUAD 2 CHANNEL MULTIPLEXER
(3-STATE) fabricated with sub-micron silicon gate
and
double-layer metal
wiring
C
2
MOS
technology.
It has similar high speed performance of
equivalent Bipolar Schottky TTL combined with
true CMOS low power dissipation.
It is composed of four independent 2 channel
PIN CONNECTION AND IEC LOGIC SYMBOLS
June 1999
1/10
next