Rev. 03 鈥?17 January 2005
1. General description
3.3 V.
鈩?/div>
series resistance in both the HIGH and LOW
states of the output. This design reduces line noise in applications such as memory
address drivers, clock drivers, and bus receivers/transmitters.
This device is a 16-bit edge-triggered D-type 鏗俰p-鏗俹p featuring non-inverting 3-state
outputs. The device can be used as two 8-bit 鏗俰p-鏗俹ps or one 16-bit 鏗俰p-鏗俹p. On the
positive transition of the clock (CP), the Q outputs of the 鏗俰p-鏗俹p take on the logic levels
set up at the D inputs.
2. Features
s
s
s
s
s
s
s
s
s
s
s
s
s
16-bit edge-triggered 鏗俰p-鏗俹p
3-state buffers
Output capability: +12 mA and
鈭?2
mA
TTL input and output switching levels
Input and output interface capability to systems at 5 V supply
Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused
inputs
Live insertion and extraction permitted
Outputs include series resistance of 30
鈩?/div>
making external resistors unnecessary
Power-up reset
Power-up 3-state
No bus current loading when output is tied to 5 V bus
Latch-up protection exceeds 500 mA per JESD78
ESD protection:
x
MIL STD 883 method 3015: exceeds 2000 V
x
Machine model: exceeds 200 V
next