鈮?/div>
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2V to 3.6V (1.2V Data Retention)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 125
IMPROVED LATCH-UP IMMUNITY
M
(Micro Package)
T
(TSSOP Package)
ORDER CODES :
74LVQ125M
74LVQ125T
technology. It is ideal for low power and low noise
3.3V applications.
The device requires the same 3-STATE control
input G to be set high to place the output in to the
high impedance state.
It has better speed performance at 3.3V than 5V
LS-TTL family combined with the true CMOS low
power consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
DESCRIPTION
The LVQ125 is a low voltage CMOS QUAD BUS
BUFFERS fabricated with sub-micron silicon gate
and
double-layer metal
wiring
C
2
MOS
PIN CONNECTION AND IEC LOGIC SYMBOLS
February 1999
1/8