74LVQ125 Low Voltage Quad Buffer with 3-STATE Outputs
May 1998
74LVQ125
Low Voltage Quad Buffer with 3-STATE Outputs
General Description
The LVQ125 contains four independent non-inverting buffers
with 3-STATE outputs.
Features
n
Ideal for low power/low noise 3.3V applications
n
Guaranteed simultaneous switching noise level and
dynamic threshold performance
n
Guaranteed pin-to-pin skew AC performance
n
Guaranteed incident wave switching into 75鈩?/div>
Ordering Code:
Order Number
74LVQ125SC
74LVQ125SJ
Package Number
M14A
M14D
Package Description
14-Lead (0.150" Wide) Small Outline Integrated Circuit, SOIC JEDEC
14-Lead Small Outline Package, SOIC EIAJ
Device also available in Tape and Reel. Specify by appending suffix letter 鈥淴鈥?to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Assignment for
SOIC JEDEC and EIAJ
DS011349-1
Pin Descriptions
Pin Names
A
n
, B
n
O
n
Description
Inputs
Outputs
DS011349-2
Truth Table
Inputs
A
n
L
L
H
B
n
L
H
X
Output
O
n
L
H
Z
H = HIGH Voltage Level
L = LOW Voltage Level
Z = HIGH Impedance
X = Immaterial
漏 1998 Fairchild Semiconductor Corporation
DS011349
www.fairchildsemi.com
next