74LVC3GU04
Triple inverter
Rev. 03 鈥?01 February 2005
Product data sheet
1. General description
The 74LVC3GU04 is a high-performance, low-power, low-voltage, Si-gate CMOS device
superior to most advanced CMOS compatible TTL families.
Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these
devices in a mixed 3.3 V and 5 V environment.
The 74LVC3GU04 provides three inverters. Each inverter is a single stage with unbuffered
output.
2. Features
s
s
s
s
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant input/output for interfacing with 5 V logic
High noise immunity
Complies with JEDEC standard:
x
JESD8-7 (1.65 V to 1.95 V)
x
JESD8-5 (2.3 V to 2.7 V)
x
JESD8-B/JESD36 (2.7 V to 3.6 V).
ESD protection:
x
HBM EIA/JESD22-A114-B exceeds 2000 V
x
MM EIA/JESD22-A115-A exceeds 200 V.
鹵24
mA output drive at V
CC
= 3.0 V
CMOS low power consumption
Latch-up performance exceeds 250 mA
Multiple package options
Speci鏗乪d from
鈭?0 擄C
to +85
擄C
and from
鈭?0 擄C
to +125
擄C.
s
s
s
s
s
s