鈩?/div>
(typical) at V
CC
= 5 V.
s
High noise immunity
s
Complies with JEDEC standard:
x
JESD8-7 (1.65 V to 1.95 V)
x
JESD8-5 (2.3 V to 2.7 V)
x
JESD8-B/JESD36 (2.7 V to 3.6 V).
s
ESD protection:
x
HBM EIA/JESD22-A114-B exceeds 2000 V
x
MM EIA/JESD22-A115-A exceeds 200 V.
s
CMOS low-power consumption
s
Latch-up performance meets requirements of JESD78 Class I
s
Direct interface with TTL levels
s
Enable inputs accept voltages up to 5 V
s
SOT505-2 and SOT765-1 package
s
Speci鏗乪d from
鈭?0 擄C
to +85
擄C
and
鈭?0 擄C
to +125
擄C.
3. Quick reference data
Table 1:
Quick reference data
GND = 0 V; T
amb
= 25
擄
C; t
r
= t
f
鈮?/div>
2.5 ns.
Symbol
Parameter
Conditions
C
L
= 50 pF; R
L
= 500
鈩?/div>
V
CC
= 3 V
V
CC
= 5 V
-
-
2.4
1.8
-
-
ns
ns
Min Typ Max Unit
t
PZH
, t
PZL
turn-on time nE to V
OS
next