DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock
October 1988
Revised March 2000
DM74LS377
Octal D-Type Flip-Flop with Common Enable and Clock
General Description
The DM74LS377 is an 8-bit register built using advanced
low power Schottky technology. This register consists of
eight D-type flip-flops with a buffered common clock and a
buffered common input enable. The device is packaged in
the space-saving (0.3 inch row spacing) 20-pin package.
Features
s
8-bit high speed parallel registers
s
Positive edge-triggered D-type flip-flops
s
Fully buffered common clock and enable inputs
Ordering Code:
Order Number
DM74LS377WM
DM74LS377N
Package Number
M20B
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Logic Symbol
Connection Diagram
V
CC
=
Pin 20
GND
=
Pin 10
Pin Descriptions
Pin Names
E
D0鈥揇7
CP
Q0鈥換7
Description
Enable Input (Active LOW)
Data Inputs
Clock Pulse Input (Active Rising Edge)
Flip-Flop Outputs
Truth Table
Inputs
E
H
L
L
CP
D
n
X
H
L
Output
Q
n
No Change
H
L
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
X
漏 2000 Fairchild Semiconductor Corporation
DS009831
www.fairchildsemi.com