SN74LS221
Dual Monostable
Multivibrators with
Schmitt-Trigger Inputs
Each multivibrator of the LS221 features a negative-transition-
triggered input and a positive-transition-triggered input either of
which can be used as an inhibit input.
Pulse triggering occurs at a voltage level and is not related to the
transition time of the input pulse. Schmitt-trigger input circuitry for B
input allows jitter-free triggering for inputs as slow as 1 volt / second,
providing the circuit with excellent noise immunity. A high immunity
to V
CC
noise is also provided by internal latching circuitry.
Once triggered, the outputs are independent of further transitions of
the inputs and are a function of the timing components. The output
pulses can be terminated by the overriding clear. Input pulse width
may be of any duration relative to the output pulse width. Output pulse
width may be varied from 35 nanoseconds to a maximum of 70 s by
choosing appropriate timing components. With R
ext
= 2.0 k鈩?and C
ext
= 0, a typical output pulse of 30 nanoseconds is achieved. Output rise
and fall times are independent of pulse length.
Pulse width stability is achieved through internal compensation and
is virtually independent of V
CC
and temperature. In most applications,
pulse stability will only be limited by the accuracy of external timing
components.
Jitter-free operation is maintained over the full temperature and V
CC
ranges for greater than six decades of timing capacitance (10 pF to 10
碌F),
and greater than one decade of timing resistance (2.0 to 100 k鈩?/div>
for the SN74LS221). Pulse width is defined by the relationship:
t
w
(out) = C
ext
R
ext
ln 2.0
鈮?/div>
0.7 C
ext
R
ext
; where t
W
is in ns if C
ext
is in
pF and R
ext
is in k鈩? If pulse cutoff is not critical, capacitance up to
1000
碌F
and resistance as low as 1.4 k鈩?may be used. The range of
jitter-free pulse widths is extended if V
CC
is 5.0 V and 25擄C
temperature.
http://onsemi.com
LOW
POWER
SCHOTTKY
16
1
PLASTIC
N SUFFIX
CASE 648
16
1
SOIC
D SUFFIX
CASE 751B
鈥?/div>
SN74LS221 is a Dual Highly Stable One-Shot
鈥?/div>
Overriding Clear Terminates Output Pulse
鈥?/div>
Pin Out is Identical to SN74LS123
ORDERING INFORMATION
GUARANTEED OPERATING RANGES
Symbol
V
CC
T
A
I
OH
I
OL
Parameter
Supply Voltage
Operating Ambient
Temperature Range
Output Current 鈥?High
Output Current 鈥?Low
Min
4.75
0
Typ
5.0
25
Max
5.25
70
鈥?0.4
8.0
Unit
V
擄C
mA
mA
SN74LS221D
16 Pin
2500/Tape & Reel
Device
SN74LS221N
Package
16 Pin DIP
Shipping
2000 Units/Box
漏
Semiconductor Components Industries, LLC, 1999
1
December, 1999 鈥?Rev. 6
Publication Order Number:
SN74LS221/D
74LS221N相關型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
OCTAL BUFFER/LINE DRIVERS WITH 3-STATE OUTPUT(NONINVERTED)
MITSUBISHI [Mit...
-
英文版
Quad 2-Input NAND Gate
FAIRCHILD
-
英文版
QUAD 2-INPUT NAND GATE
ETC
-
英文版
QUAD 2-INPUT NAND GATE
ETC [ETC]
-
英文版
Quad 2-Input NAND Gate
FAIRCHILD ...
-
英文版
QUAD 2-INPUT NAND GATE
-
英文版
QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OU...
TI
-
英文版
Quadruple 2-input Positive NAND Gates(with Open Collector Ou...
HITACHI
-
英文版
Quadruple 2-input Positive NAND Gates(with Open Collector Ou...
HITACHI [H...
-
英文版
QUAD 2-INPUT NAND GATE
MOTOROLA [...
-
英文版
QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OU...
TI [Texas ...
-
英文版
Quadruple 2-input Positive NOR Gates
HITACHI
-
英文版
Quad 2-Input NOR Gate
FAIRCHILD
-
英文版
Quad 2-Input NOR Gate
FAIRCHILD ...
-
英文版
Quadruple 2-input Positive NOR Gates
HITACHI [H...
-
英文版
QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OU...
TI
-
英文版
Quadruple 2-input Positive NAND Gates(with Open Colletor Out...
HITACHI
-
英文版
Quad 2-Input NAND Gates with Open-Collector Outputs
FAIRCHILD
-
英文版
Quadruple 2-input Positive NAND Gates(with Open Colletor Out...
HITACHI [H...
-
英文版
Quad 2-Input NAND Gates with Open-Collector Outputs
FAIRCHILD ...
1
2
3
4
5
6
7
8
