鈮?/div>
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2.0V to 3.6V (1.5V Data Retention)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 257
LATCH-UP PERFORMANCE EXCEEDS 500mA
ESD PERFORMANCE:
HBM >2000V; MM > 200V
M
(Micro Package)
T
(TSSOP Package)
ORDER CODES :
74LCX257M
74LCX257T
It is composed of four independent 2 channel
multiplexers with common SELECT and ENABLE
INPUT. The 74VHC257 is a non inverting
multiplexer.
When the ENABLE INPUT is held 鈥滺igh鈥? all
outputs become high impedance state. If
SELECT INPUT is held 鈥滾ow鈥? 鈥滱鈥?data is
selected, when SELECT INPUT is 鈥滺igh鈥? 鈥滲鈥?/div>
data is chosen. It has same speed performance
at 3.3V than 5V, AC/ACT family, combined with a
lower power consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
DESCRIPTION
The 74LCX257 is a low voltage CMOS QUAD 2
CHANNEL MULTIPLEXER (3-STATE) fabricated
with sub-micron silicon gate and double-layer
metal wiring C
2
MOS technology. It is ideal for low
power and high speed 3.3V applications. It can
be interfaced to 5V signal environment for both
inputs and outputs.
PIN CONNECTION AND IEC LOGIC SYMBOLS
October 1999
1/9
next