= 4 mA (MIN.) FOR QH鈥?/div>
BALANCED PROPAGATION DELAYS
t
PLH
= t
PHL
WIDE OPERATING VOLTAGE RANGE
V
CC
(OPR) = 2 V TO 6 V
PIN AND FUNCTION COMPATIBLE
WITH LSTTL 54/74LS595
B1R
(Plastic Package)
F1R
(Ceramic Package)
M1R
(Micro Package)
C1R
(Chip Carrier)
ORDER CODES :
M54HC595F1R
M74HC595M1R
M74HC595B1R
M74HC595C1R
PIN CONNECTIONS
(top view)
DESCRIPTION
The M54/74HC595 is a high speed CMOS 8-BIT
SHIFT REGISTERS/OUTPUT LATCHES (3-
2
STATE) fabricated in silicon C MOS technology. It
has the same high speed performance of LSTTL
combined with true CMOS low power consumption.
This device contains an 8-bit serial-in, parallel-out
shift register that feeds an 8-bit D-type storage reg-
ister. The storage register has 8 3-STATE outputs.
Separate clocks are provided for both the shift reg-
ister and the storage register.
The shift register has a direct-overriding clear, serial
input, and serial output (standard) pins for cascad-
ing. Both the shift register and storage register use
positive-edge triggered clocks. If both clocks are
connected together, the shift register state will al-
ways be one clock pulse ahead of the storage reg-
ister.
All inputs are equipped with protection circuits
against static discharge and transient excess volt-
age.
April 1993
NC =
No Internal
Connection
1/13