74HC243
Quad bus transceiver; 3-state
Rev. 03 鈥?12 November 2004
Product data sheet
1. General description
The 74HC243 is a high-speed Si-gate CMOS device and is pin compatible with low power
Schottky TTL (LSTTL). The 74HC243 is speci鏗乪d in compliance with JEDEC
standard no. 7A.
The 74HC243 is a quad bus transceiver featuring non-inverting 3-state bus compatible
outputs in both send and receive directions. The 74HC243 is designed for 4-line
asynchronous 2-way data communications between data buses.
The output enable inputs (OEA and OEB) can be used to isolate the buses.
The 74HC243 is similar to the 74HC242 but has non-inverting (true) outputs.
2. Features
s
s
s
s
s
Non-inverting 3-state outputs
2-way asynchronous data bus communication
Low-power dissipation
Complies with JEDEC standard no. 7A
ESD protection:
x
HBM EIA/JESD22-A114-B exceeds 2000 V
x
MM EIA/JESD22-A115-A exceeds 200 V.
s
Multiple package options
s
Speci鏗乪d from
鈭?0 擄C
to +80
擄C
and from
鈭?0 擄C
to +125
擄C.