74F64 4-2-3-2-Input AND-OR-Invert Gate
April 1988
Revised March 1999
74F64
4-2-3-2-Input AND-OR-Invert Gate
General Description
This device contains gates configured to perform a 4-2-3-2
input AND-OR-INVERT function.
Ordering Code:
Order Number
74F64SC
74F64SJ
74F64PC
Package Number
M14A
M14D
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Unit Loading/Fan Out
U.L.
Pin Names
A
n
, B
n
, C
n
, D
n
O
Description
HIGH/LOW
Inputs
Output
1.0/1.0
50/33.3
Input I
IH
/I
IL
Output I
OH
/I
OL
20
碌A(chǔ)/鈭?.6
mA
鈭?
mA/20 mA
漏 1999 Fairchild Semiconductor Corporation
DS009467.prf
www.fairchildsemi.com