74F138 1-of-8 Decoder/Demultiplexer
April 1988
Revised July 1999
74F138
1-of-8 Decoder/Demultiplexer
General Description
The F138 is a high-speed 1-of-8 decoder/demultiplexer.
This device is ideally suited for high-speed bipolar memory
chip select address decoding. The multiple input enables
allow parallel expansion to a 1-of-24 decoder using just
three F138 devices or a 1-of-32 decoder using four F138
devices and one inverter.
Features
s
Demultiplexing capability
s
Multiple input enable for easy expansion
s
Active LOW mutually exclusive outputs
Ordering Code:
Order Number
74F138SC
74F138SJ
74F138PC
Package Number
M16A
M16D
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
漏 1999 Fairchild Semiconductor Corporation
DS009478
www.fairchildsemi.com