音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

74AVC16646DGVRE4 Datasheet

  • 74AVC16646DGVRE4

  • 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

  • 18頁(yè)

  • TI

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

SN74AVC16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS
www.ti.com
SCES181F 鈥?DECEMBER 1998 鈥?REVISED JUNE 2005
FEATURES
鈥?/div>
鈥?/div>
鈥?/div>
Member of the Texas Instruments Widebus鈩?/div>
Family
EPIC鈩?(Enhanced-Performance Implanted
CMOS) Submicron Process
DOC鈩?(Dynamic Output Control) Circuit
Dynamically Changes Output Impedance,
Resulting in Noise Reduction Without Speed
Degradation
Dynamic Drive Capability Is Equivalent to
Standard Outputs With I
OH
and I
OL
of
鹵24
mA
at 2.5-V V
CC
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Overvoltage-Tolerant Inputs/Outputs Allow
Mixed-Voltage-Mode Data Communications
I
off
Supports Partial-Power-Down Mode
Operation
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
Package Options Include Plastic Thin Shrink
Small-Outline (DGG) and Thin Very
Small-Outline (DGV) Packages
鈥?/div>
DESCRIPTION
A Dynamic Output Control (DOC鈩? circuit is implemented, which, during the transition, initially lowers the output
impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise.
Figure 1
shows
typical V
OL
vs I
OL
and V
OH
vs I
OH
curves to illustrate the output impedance and drive capability of the circuit. At
the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a
high-drive standard-output device. For more information, refer to the TI application reports,
AVC Logic Family
Technology and Applications,
literature number SCEA006, and
Dynamic Output Control (DOC鈩? Circuitry
Technology and Applications,
literature number SCEA009.
3.2
2.8
V - Output Voltage - V
OL
2.4
2.0
1.6
V
CC
= 2.5 V
1.2
V
CC
= 1.8 V
0.8
0.4
0
17
34
51
68
85 102 119
I
OL
- Output Current - mA
136
153
170
V
CC
= 3.3 V
T
A
= 25擄C
Process = Nominal
- Output Voltage - V
2.8
2.4
2.0
1.6
1.2
0.8
V
CC
= 3.3 V
0.4
V
CC
= 2.5 V
V
CC
= 1.8 V
-32
-16
0
T
A
= 25擄C
Process = Nominal
V
OH
-160 -144 -128 -112 -96 -80 -64 -48
I
OH
- Output Current - mA
Figure 1. Output Voltage vs Output Current
This 16-bit bus transceiver and register is operational at 1.2-V to 3.6-V V
CC
, but is designed specifically for
1.65-V to 3.6-V V
CC
operation.
The SN74AVC16646 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is
clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input.
Figure 2
illustrates the four fundamental bus-management functions that can be performed with the SN74AVC16646.
Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the
transceiver mode, data present at the high-impedance port may be stored in either register or in both. The
select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus, EPIC, DOC are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright 漏 1998鈥?005, Texas Instruments Incorporated

74AVC16646DGVRE4 產(chǎn)品屬性

  • 2,000

  • 集成電路 (IC)

  • 邏輯 - 緩沖器，驅(qū)動(dòng)器，接收器，收發(fā)器

  • 74AVC

  • 寄存收發(fā)器，非反相

  • 2

  • 8

  • 12mA，12mA

  • 1.2 V ~ 3.6 V

  • -40°C ~ 85°C

  • 表面貼裝

  • 56-TFSOP（0.173"，4.40mm 寬）

  • 56-TVSOP

  • 帶卷 (TR)

74AVC16646DGVRE4相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！