音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

74ALVC16374/D Datasheet

  • 74ALVC16374/D

  • Low-Voltage 1.8/2.5/3.3 V 16 Bit D-Type Flip-Flop

  • 12頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

74ALVC16374
Low-Voltage 1.8/2.5/3.3 V
16-Bit D-Type Flip-Flop
With 3.6 V鈥揟olerant Inputs and Outputs
(3鈥揝tate, Non鈥揑nverting)
The 74ALVC16374 is an advanced performance, non鈥搃nverting
16鈥揵it D鈥搕ype flip鈥揻lop. It is designed for very high鈥搒peed, very
low鈥損ower operation in 1.8 V, 2.5 V or 3.3 V systems. The
ALVC16374 is byte controlled, with each byte functioning identically,
but independently. Each byte has separate Output Enable and Clock
Pulse inputs. These control pins can be tied together for a full 16鈥揵it
operation.
The 74ALVC16374 consists of 16 edge鈥搕riggered flip鈥揻lops with
individual D鈥搕ype inputs and 3.6 V鈥搕olerant 3鈥搒tate outputs. The
clocks (CPn) and Output Enables (OEn) are common to all flip鈥揻lops
within the respective byte. The flip鈥揻lops will store the state of
individual D inputs that meet the setup and hold time requirements on
the LOW鈥搕o鈥揌IGH Clock (CP) transition. With the OE LOW, the
contents of the flip鈥揻lops are available at the outputs. When the OE is
HIGH, the outputs go to the high impedance state. The OE input level
does not affect the operation of the flip鈥揻lops.
http://onsemi.com
MARKING DIAGRAM
48
48
1
74ALVC16374DT
AWLYYWW
TSSOP鈥?8
DT SUFFIX
CASE 1201
1
= Assembly Location
= Wafer Lot
= Year
= Work Week
A
WL
YY
WW
鈥?/div>
Designed for Low Voltage Operation: V
CC
= 1.65鈥?.6 V
鈥?/div>
3.6 V Tolerant Inputs and Outputs
鈥?/div>
High Speed Operation: 3.6 ns max for 3.0 to 3.6 V
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
4.5 ns max for 2.3 to 2.7 V
7.8 ns max for 1.65 to 1.95 V
Static Drive:
鹵24
mA Drive at 3.0 V
鹵12
mA Drive at 2.3 V
鹵4
mA Drive at 1.65 V
Supports Live Insertion and Withdrawal
I
OFF
Specification Guarantees High Impedance When V
CC
= 0 V
鈥?/div>
Near Zero Static Supply Current in All Three Logic States (40
mA)
Substantially Reduces System Power Requirements
Latchup Performance Exceeds
鹵250
mA @ 125擄C
ESD Performance: Human Body Model >2000 V; Machine Model
>200 V
Second Source to Industry Standard 74ALVC16374
PIN NAMES
Pins
OEn
CPn
D0鈥揇15
O0鈥揙15
Function
Output Enable Inputs
Clock Pulse Inputs
Inputs
Outputs
ORDERING INFORMATION
Device
74ALVC16374DTR
Package
TSSOP
Shipping
2500/Tape & Reel
鈥燭o ensure the outputs activate in the 3鈥搒tate condition, the output enable pins
should be connected to V
CC
through a pull鈥搖p resistor. The value of the resistor is
determined by the current sinking capability of the output connected to the OE pin.
漏
Semiconductor Components Industries, LLC, 2002
1
July, 2002 鈥?Rev. 0
Publication Order Number:
74ALVC16374/D

74ALVC16374/D相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！