74ALVC16373
Low-Voltage 1.8/2.5/3.3 V
16-Bit Transparent Latch
With 3.6 V鈥揟olerant Inputs and Outputs
(3鈥揝tate, Non鈥揑nverting)
The 74ALVC16373 is an advanced performance, non鈥搃nverting
16鈥揵it transparent latch. It is designed for very high鈥搒peed, very
low鈥損ower operation in 1.8 V, 2.5 V or 3.3 V systems. The
ALVC16373 is byte controlled, with each byte functioning identically,
but independently. Each byte has separate Output Enable and Latch
Enable inputs. These control pins can be tied together for full 16鈥揵it
operation.
The 74ALVC16373 contains 16 D鈥搕ype latches with 3鈥搒tate
3.6 V鈥搕olerant outputs. When the Latch Enable (LEn) inputs are
HIGH, data on the Dn inputs enters the latches. In this condition, the
latches are transparent, (a latch output will change state each time its D
input changes). When LE is LOW, the latch stores the information that
was present on the D inputs a setup time preceding the
HIGH鈥搕o鈥揕OW transition of LE. The 3鈥搒tate outputs are controlled
by the Output Enable (OEn) inputs. When OE is LOW, the outputs are
enabled. When OE is HIGH, the standard outputs are in the high
impedance state, but this does not interfere with new data entering into
the latches.
http://onsemi.com
MARKING DIAGRAM
48
48
1
74ALVC16373DT
AWLYYWW
TSSOP鈥?8
DT SUFFIX
CASE 1201
A
WL
YY
WW
1
= Assembly Location
= Wafer Lot
= Year
= Work Week
鈥?/div>
Designed for Low Voltage Operation: V
CC
= 1.65鈥?.6 V
鈥?/div>
3.6V Tolerant Inputs and Outputs
鈥?/div>
High Speed Operation: 3.6 ns max for 3.0 to 3.6 V
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
4.5 ns max for 2.3 to 2.7 V
6.8 ns max for 1.65 to 1.95 V
Static Drive:
鹵24
mA Drive at 3.0 V
鹵12
mA Drive at 2.3 V
鹵4
mA Drive at 1.65 V
Supports Live Insertion and Withdrawal
I
OFF
Specification Guarantees High Impedance When V
CC
= 0 V
鈥?/div>
Near Zero Static Supply Current in All Three Logic States (40
mA)
Substantially Reduces System Power Requirements
Latchup Performance Exceeds
鹵250
mA @ 125擄C
ESD Performance: Human Body Model >2000 V; Machine Model
>200 V
Second Source to Industry Standard 74ALVC16373
PIN NAMES
Pins
OEn
LEn
D0鈥揇15
O0鈥揙15
Function
Output Enable Inputs
Latch Enable Inputs
Inputs
Outputs
ORDERING INFORMATION
Device
74ALVC16373DTR
Package
TSSOP
Shipping
2500/Tape & Reel
鈥燭o ensure the outputs activate in the 3鈥搒tate condition, the output enable pins
should be connected to V
CC
through a pull鈥搖p resistor. The value of the resistor is
determined by the current sinking capability of the output connected to the OE pin.
漏
Semiconductor Components Industries, LLC, 2002
1
July, 2002 鈥?Rev. 0
Publication Order Number:
74ALVC16373/D
74ALVC16373/D相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
Quad 2-Input NOR gate
PHILIPS
-
英文版
Quad 2-Input NOR gate
PHILIPS [P...
-
英文版
HEX INVERTERS
TI
-
英文版
Hex Inverter
FAIRCHILD
-
英文版
Hex inverter
PHILIPS
-
英文版
Hex Inverter
FAIRCHILD ...
-
英文版
Hex inverter
PHILIPS [P...
-
英文版
HEX INVERTERS
TI [Texas ...
-
英文版
Quad 2-Input AND gate
PHILIPS
-
英文版
Quad 2-Input AND gate
PHILIPS [N...
-
英文版
QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUT...
TI
-
英文版
Quad 2-Input AND Gate with Open Collector Outputs
FAIRCHILD
-
英文版
Quad 2-Input AND Gate with Open Collector Outputs
FAIRCHILD ...
-
英文版
Dual 4-Input NAND gate
PHILIPS
-
英文版
Dual 4-Input NAND gate
PHILIPS [N...
-
英文版
Triple 3-Input NOR gate
PHILIPS
-
英文版
Triple 3-Input NOR gate
PHILIPS [N...
-
英文版
Quad 2-Input OR gate
PHILIPS
-
英文版
Quad 2-Input OR gate
PHILIPS [N...
-
英文版
Quad 2-Input NAND buffer open collector
PHILIPS
1
2
3
4
5
6
7
8
9
10
11
12
