74AHC2G32; 74AHCT2G32
Dual 2-input OR gate
Rev. 01 鈥?23 February 2004
Product data sheet
1. General description
The 74AHC2G/AHCT2G32 is a high-speed Si-gate CMOS device. This device provides
two 2-input OR gates.
2. Features
s
Symmetrical output impedance
s
High noise immunity
s
ESD protection:
x
HBM EIA/JESD22-A114-A exceeds 2000 V
x
MM EIA/JESD22-A115-A exceeds 200 V
x
CDM EIA/JESD22-C101 exceeds 1000 V.
s
Low power dissipation
s
Balanced propagation delays
s
SOT505-2 and SOT765-1 package
s
Speci鏗乪d from
鈭?0 擄C
to +85
擄C
and
鈭?0 擄C
to +125
擄C.
3. Quick reference data
Table 1:
Quick reference data
GND = 0 V; T
amb
= 25
擄
C; t
r
= t
f
鈮?/div>
3.0 ns.
Symbol
t
PHL
, t
PLH
C
I
C
PD
Parameter
propagation delay
nA and nB to nY
input capacitance
power dissipation
capacitance
propagation delay
nA and nB to nY
input capacitance
power dissipation
capacitance
C
L
= 50 pF;
f
i
= 1 MHz
[1] [2]
Conditions
C
L
= 15 pF;
V
CC
= 5 V
C
L
= 50 pF;
f
i
= 1 MHz
C
L
= 15 pF;
V
CC
= 5 V
[1] [2]
Min
-
-
-
Typ
3.2
1.5
16
Max
5.5
10
-
Unit
ns
pF
pF
Type 74AHC2G
Type 74AHCT2G
t
PHL
, t
PLH
C
I
C
PD
[1]
-
-
-
3.3
1.5
17
6.9
10
-
ns
pF
pF
C
PD
is used to determine the dynamic power dissipation (P
D
in
碌W).
P
D
= C
PD
脳
V
CC2
脳
f
i
脳
N +
危(C
L
脳
V
CC2
脳
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
next