錚?/div>
output control and undershoot corrector in addition
to a split ground bus for superior performance.
Features
s
I
CC
reduced by 50%
s
Guaranteed simultaneous switching noise level and
dynamic threshold performance
s
Guaranteed pin-to-pin skew AC performance
s
Improved latch-up immunity
s
Buffered common clock and asynchronous master reset
s
Outputs source/sink 24 mA
s
4 kV minimum ESD immunity
Ordering Code:
Order Number
74ACTQ273SC
74ACTQ273SJ
74ACTQ273MTC
74ACTQ273PC
Package Number
M20B
M20D
MTC20
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter 鈥淴鈥?to the ordering code.
Connection Diagram
Pin Descriptions
Pin Names
D
0
鈥揇
7
MR
CP
Q
0
鈥換
7
Description
Data Inputs
Master Reset
Clock Pulse Input
Data Outputs
FACT錚? FACT Quiet Series錚? and GTO錚?are trademarks of Fairchild Semiconductor Corporation.
漏 2001 Fairchild Semiconductor Corporation
DS010585
www.fairchildsemi.com